PIC32MX460F256LT-80V/BG Microchip Technology, PIC32MX460F256LT-80V/BG Datasheet - Page 144

256 KB Flash, 32 KB RAM, USB-OTG, 80 MHz, 10-Bit ADC, DMA 121 XBGA 10x10x1.20mm

PIC32MX460F256LT-80V/BG

Manufacturer Part Number
PIC32MX460F256LT-80V/BG
Description
256 KB Flash, 32 KB RAM, USB-OTG, 80 MHz, 10-Bit ADC, DMA 121 XBGA 10x10x1.20mm
Manufacturer
Microchip Technology
Series
PIC® 32MXr
Datasheet

Specifications of PIC32MX460F256LT-80V/BG

Processor Series
PIC32MX4xx
Core
MIPS
Data Bus Width
32 bit
Program Memory Type
Flash
Program Memory Size
256 KB
Data Ram Size
32 KB
Interface Type
USB, I2C, UART, RS-232, RS-485, SPI
Maximum Clock Frequency
80 MHz
Number Of Programmable I/os
5
Number Of Timers
5
Operating Supply Voltage
2.3 V to 3.6 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Package / Case
XBGA-121
Operating Temperature Range
- 40 C to + 105 C
Supply Current (max)
10 mA
Core Processor
MIPS32® M4K™
Core Size
32-Bit
Speed
80MHz
Connectivity
I²C, IrDA, LIN, PMP, SPI, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
-
Eeprom Size
-
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.3 V ~ 3.6 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC32MX460F256LT-80V/BG
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC32MX3XX/4XX
TABLE 27-1:
DS61143H-page 144
RDPGPR
ROTR
ROTRV
SB
SC
SDBBP
SEB
SEH
SH
SLL
SLLV
SLT
SLTI
SLTIU
SLTU
SRA
SRAV
SRL
SRLV
SSNOP
SUB
SUBU
SW
SWL
SWR
SYNC
SYSCALL
TEQ
TEQI
Note 1:
Instruction
This instruction is deprecated and should not be used.
MIPS32
Read GPR from Previous Shadow Set
Rotate Word Right
Rotate Word Right Variable
Store Byte
Store Conditional Word
Software Debug Break Point
Sign-Extend Byte
Sign-Extend Half
Store Half
Shift Left Logical
Shift Left Logical Variable
Set on Less Than
Set on Less Than Immediate
Set on Less Than Immediate Unsigned
Set on Less Than Unsigned
Shift Right Arithmetic
Shift Right Arithmetic Variable
Shift Right Logical
Shift Right Logical Variable
Superscalar Inhibit No Operation
Integer Subtract
Unsigned Subtract
Store Word
Store Word Left
Store Word Right
Synchronize
System Call
Trap if Equal
Trap if Equal Immediate
®
INSTRUCTION SET (CONTINUED)
Description
Rt = SGPR[SRSCtl
Rd = Rt
Rd = Rt
(byte)Mem[Rs+offset] = Rt
if LL
Rt = LL
Trap to SW Debug Handler
Rd = SignExtend (Rs-7...0)
Rd = SignExtend (Rs-15...0)
(half)Mem[Rs+offset> = Rt
Rd = Rt << sa
Rd = Rt << Rs[4:0]
if (int)Rs < (int)Rt
else
if (int)Rs < (int)Immed
else
if (uns)Rs < (uns)Immed
else
if (uns)Rs < (uns)Immed
else
Rd = (int)Rt >> sa
Rd = (int)Rt >> Rs[4:0]
Rd = (uns)Rt >> sa
Rd = (uns)Rt >> Rs[4:0]
NOP
Rt = (int)Rs - (int)Rd
Rt = (uns)Rs - (uns)Rd
Mem[Rs+offset] = Rt
Mem[Rs+offset] = Rt
Mem[Rs+offset] = Rt
Orders the cached coherent and
uncached loads and stores for access to
the shared memory
SystemCallException
if Rs == Rt
if Rs == (int)Immed
Rd = 1
Rd = 0
Rt = 1
Rt = 0
Rt = 1
Rt = 0
Rd = 1
Rd = 0
TrapException
TrapException
mem[Rs+offset> = Rt
bit
sa-1..0
Rs-1..0
bit
= 1
© 2011 Microchip Technology Inc.
Function
|| Rt
|| Rt
PSS
, Rd]
31..sa
31..Rs

Related parts for PIC32MX460F256LT-80V/BG