ADV7184BSTZ Analog Devices Inc, ADV7184BSTZ Datasheet - Page 107

• Manufacturer Part Number: ADV7184BSTZ
• Description: IC DECODER VID SDTV MULTI 80LQFP
• Manufacturer: Analog Devices Inc
• Type: Video Decoderr

Specifications of ADV7184BSTZ

• Applications: Projectors, Recorders, Security
• Voltage - Supply, Analog: 3.15 V ~ 3.45 V
• Voltage - Supply, Digital: 1.65 V ~ 2 V
• Mounting Type: Surface Mount
• Package / Case: 80-LQFP
• Resolution (bits): 10bit
• Adc Sample Rate: 54MSPS
• Power Dissipation Pd: 550mW
• No. Of Input Channels: 12
• Supply Voltage Range: 1.65V To 2V, 3V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Tv /: RoHS Compliant
• Input Format: Analogue
• Output Format: Digital
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Address Register
0x79
0x7A
0x7D
0x7E
0x7F
0x84
0x85
0x86
0x87
0x88
0x89
0x8A
0x8B
0x8C
0x8D
0x8E
0x8F
0x90
0x92
0x93
0x94
0x95
0x96
0x97
0x98
0x99
0x9A
0x9B
VDP_CCAP_DATA_0
(Read Only)
VDP_CCAP_DATA_1
(Read Only)
VDP_CGMS_WSS_DATA_0
(Read Only)
VDP_CGMS_WSS_DATA_1
(Read Only)
VDP_CGMS_WSS_DATA_2
(Read Only)
VDP_GS_VPS_PDC_UTC_0
(Read Only)
VDP_GS_VPS_PDC_UTC_1
(Read Only)
VDP_GS_VPS_PDC_UTC_2
(Read Only)
VDP_GS_VPS_PDC_UTC_3
(Read Only)
VDP_VPS_PDC_UTC_4
(Read Only)
VDP_VPS_PDC_UTC_5
(Read Only)
VDP_VPS_PDC_UTC_6
(Read Only)
VDP_VPS_PDC_UTC_7
(Read Only)
VDP_VPS_PDC_UTC_8
(Read Only)
VDP_VPS_PDC_UTC_9
(Read Only)
VDP_VPS_PDC_UTC_10
(Read Only)
VDP_VPS_PDC_UTC_11
(Read Only)
VDP_VPS_PDC_UTC_12
(Read Only)
VDP_VITC_DATA_0
(Read Only)
VDP_VITC_DATA_1
(Read Only)
VDP_VITC_DATA_2
(Read Only)
VDP_VITC_DATA_3
(Read Only)
VDP_VITC_DATA_4
(Read Only)
VDP_VITC_DATA_5
(Read Only)
VDP_VITC_DATA_6
(Read Only)
VDP_VITC_DATA_7
(Read Only)
VDP_VITC_DATA_8
(Read Only)
VDP_VITC_CALC_CRC
(Read Only)
Bit Description
GS_PDC_VPS_UTC_CLEAR.
Reserved.
VITC_CLEAR.
Reserved.
CCAP_BYTE_1 [7:0].
CCAP_BYTE_2 [7:0].
CGMS_CRC [5:2].
Reserved.
CGMS_WSS [13:8].
CGMS_CRC [1:0].
CGMS_WSS [7:0].
GS_VPS_PDC_UTC_BYTE_0 [7:0].
GS_VPS_PDC_UTC_BYTE_1 [7:0].
GS_VPS_PDC_UTC_BYTE_2 [7:0].
GS_VPS_PDC_UTC_BYTE_3 [7:0].
VPS_PDC_UTC_BYTE_4 [7:0].
VPS_PDC_UTC_BYTE_5 [7:0].
VPS_PDC_UTC_BYTE_6 [7:0].
VPS_PDC_UTC_BYTE_7 [7:0].
VPS_PDC_UTC_BYTE_8 [7:0].
VPS_PDC_UTC_BYTE_9 [7:0].
VPS_PDC_UTC_BYTE_10 [7:0].
VPS_PDC_UTC_BYTE_11 [7:0].
VPS_PDC_UTC_BYTE_12 [7:0].
VITC_DATA_0 [7:0].
VITC_DATA_1 [7:0].
VITC_DATA_2 [7:0].
VITC_DATA_3 [7:0].
VITC_DATA_4 [7:0].
VITC_DATA_5 [7:0].
VITC_DATA_6 [7:0].
VITC_DATA_7 [7:0].
VITC_DATA_8 [7:0].
VITC_CRC [7:0].
Rev. A | Page 107 of 112
7 6 5 4 3 2 1 0
0
x x x x x x x x
x x x x x x x x
0 0 0 0
x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
x x x x x x x x
0
1
0
x x x x x x
0
1
Bit
x x x x
1
Comments
Does not reinitialize the
GS/PDC/VPS/UTC registers.
Refreshes the GS/PDC/VPS/UTC
readback registers.
Does not reinitialize the VITC registers.
Reinitializes the VITC
readback registers.
Decoded Byte 1 of CC.
Decoded Byte 2 of CC.
Decoded CRC sequence for CGMS.
Decoded CGMS/WSS data.
Decoded CRC sequence for CGMS.
Decoded CGMS/WSS data.
Decoded Gemstar/VPS/PDC/UTC data.
Decoded Gemstar/VPS/PDC/UTC data.
Decoded Gemstar/VPS/PDC/UTC data.
Decoded Gemstar/VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VPS/PDC/UTC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC data.
Decoded VITC CRC data.
Notes
This is a self-clearing bit.
This is a self-clearing bit.
ADV7184