ADV7195KS Analog Devices Inc, ADV7195KS Datasheet
ADV7195KS
Specifications of ADV7195KS
Available stocks
Related parts for ADV7195KS
ADV7195KS Summary of contents
Page 1
GENERAL DESCRIPTION The ADV7195 is a triple high-speed, digital-to-analog encoder on a single monolithic chip. It consists of three high-speed video D/A converters with TTL-compatible inputs registered trademark of Philips Corporation. Multiformat Progressive Scan/HDTV ...
Page 2
ADV7195 FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 GENERAL ...
Page 3
ADAPTIVE FILTER THRESHOLD AFTA AFTA7– ...
Page 4
ADV7195–SPECIFICATIONS (V AA 3.3 V SPECIFICATIONS unless otherwise noted, TJ Parameter STATIC PERFORMANCE Resolution (Each DAC) 1 Integral Nonlinearity 1 Differential Nonlinearity DIGITAL OUTPUTS Output Low Voltage Output High Voltage Three-State Leakage Current ...
Page 5
V TIMING–SPECIFICATIONS P arameter 1 MPU PORT SCLOCK Frequency SCLOCK High Pulsewidth SCLOCK Low Pulsewidth Hold Time (Start Condition Setup Time (Start Condition Data Setup Time SDATA, SCLOCK Rise ...
Page 6
ADV7195 CLOCK PIXEL INPUT DATA t 11 CLOCK PIXEL INPUT DATA t 11 CLOCK PIXEL INPUT DATA ...
Page 7
HSYNC VSYNC DV PIXEL DATA SDA SCL REV CLK CYCLES (525P 122 CLK CYCLES (525P) MIN MIN CLK CYCLES (625P 132 CLK CYCLES (625P) MIN MIN A ...
Page 8
... OUT Model Temperature Range ADV7195KS 0°C to 70°C CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7195 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges ...
Page 9
Pin Mnemonic Input/Output 2–11 Y0–Y9 I 13, 52 GND G 14–23 Cr0–Cr9 I 24 CLKIN I 26, 33 AGND VSYNC TSYNC HSYNC ...
Page 10
ADV7195 FUNCTIONAL DESCRIPTION Digital Inputs The digital inputs of the ADV7195 are TTL-compatible. 30-bit YCrCb or RGB pixel data in 4:4:4 format or 20-bit YCrCb pixel data in 4:2:2 format is latched into the device on the rising edge of ...
Page 11
PROGRAMMABLE ADAPTIVE FILTER CONTROL If the Adaptive Filter Mode is enabled (Progressive Scan Mode only possible to compensate for large edge transitions on the incoming Y data. Sensitivity and attenuation are all pro- 2 grammable over the I ...
Page 12
ADV7195 A Logic “0” on the LSB of the first byte means that the master will write information to the peripheral. A Logic “1” on the LSB of the first byte means that the master will read information from the ...
Page 13
REGISTER ACCESSES The MPU can write to or read from all of the registers of the ADV7195 except the Subaddress Registers, which are write-only registers. The Subaddress Register determines which register the next read or write operation accesses. All communications ...
Page 14
ADV7195 PROGRESSIVE SCAN MODE MODE REGISTER 0 MR0 (MR07–MR00) (Address (SR4–SR0) = 00H) Figure 16 shows the various operations under the control of Mode Register 0. MR0 BIT DESCRIPTION Output Standard Selection (MR00–MR01) These bits are used to select the ...
Page 15
Table II must be followed when programming the control sig- nals in Async Timing Mode. Table II. Truth Table SYNC TSYNC DV 1 –> 50% Point of Falling Edge of Tri-Level Horizontal Sync Signal, A ...
Page 16
ADV7195 MODE REGISTER 1 MR1 (MR17–MR10) (Address (SR4–SR0) = 01H) Figure 20 shows the various operations under the control of Mode Register 1. MR1 BIT DESCRIPTION Pixel Data Enable (MR10) When this bit is set to “0,” the pixel data ...
Page 17
MODE REGISTER 2 MR1 (MR27–MR20) (Address (SR4–SR0) = 02H) Figure 22 shows the various operations under the control of Mode Register 2. MR2 BIT DESCRIPTION Y Delay (MR20–MR22) This control bit delays the Y signal with respect to the falling ...
Page 18
ADV7195 MODE REGISTER 3 MR3 (MR37–MR30) (Address (SR4–SR0) = 03H) Figure 23 shows the various operations under the control of Mode Register 3. MR3 BIT DESCRIPTION HDTV Enable (MR30) When this bit is set to “1,” the ADV7195 reverts to ...
Page 19
MR57 MR56 ADAPTIVE MODE CONTROL MR56 0 1 ADAPTIVE FILTER CONTROL MR57 0 MODE A 1 MODE B Color Output Swap (MR53) By default, DAC B is configured as the Pr output and DAC C as the Pb output. In ...
Page 20
ADV7195 Table IV shows sample color values to be programmed into the color registers when Output Standard Selection is set to EIA-770.2 (MR01–00 = “00”). Table IV. Sample Color Values for EIA-770.2 Output Standard Selection Sample Color Y Color Cr ...
Page 21
FILTER GAIN FG (FG7–FG0) (Address (SR4–SR0) = 10H) Figure 34 shows the various operations under the control of the Filter Gain register. FG7 FG6 FG5 FG4 FG3 FG7–FG4 FILTER GAIN A FILTER GAIN ...
Page 22
ADV7195 300 GAMMA CORRECTION BLOCK OUTPUT TO A RAMP INPUT FOR VARIOUS GAMMA VALUES 250 SIGNAL OUTPUTS 200 0.3 0.5 150 100 1.5 1 100 150 LOCATION The gamma curves shown in Figure 36 are examples ...
Page 23
ADAPTIVE FILTER GAIN 1 AFG1 (AFG1)7–0 (Address (SR5-SR0) = 22H) This 8-bit-wide register is used to program the gain applied to signals that lie above Adaptive Filter Threshold A but are smaller than Adaptive Filter Threshold B. Gain A and ...
Page 24
ADV7195 SHARPNESS FILTER AND ADAPTIVE FILTER APPLICATION EXAMPLES Sharpness Filter Application The sharpness filter can be used to enhance or attenuate the Y video output signal. The following register settings were used to achieve the results shown in Figure 44a ...
Page 25
In toggling MR17 (Sharpness Filter Enable/Disable) and setting the Filter Gain register value to 99hex it can be seen that the line contours of the crosshatch pattern change their sharpness. Adaptive Filter Control Application Figure 45 shows a typical signal ...
Page 26
ADV7195 HDTV MODE MODE REGISTER 0 MR0 (MR07–MR00) (Address (SR4–SR0) = 00H) Figure 50 shows the various operations under the control of Mode Register 0. MR0 BIT DESCRIPTION Output Standard Selection (MR00-MR01) These bits are used to select the output ...
Page 27
MODE REGISTER 1 MR1 (MR17–MR10) (Address (SR4-SR0) = 01H) Figure 51 shows the various operations under the control of Mode Register 1. MR1 BIT DESCRIPTION Pixel Data Enable (MR10) When this bit is set to “0,” the pixel data input ...
Page 28
ADV7195 MODE REGISTER 2 MR1 (MR27–MR20) (Address (SR4–SR0) = 02H) Figure 53 shows the various operations under the control of Mode Register 2. MR2 BIT DESCRIPTION Y Delay (MR20–MR22) With these bits it is possible to delay the Y signal ...
Page 29
MODE REGISTER 4 MR4 (MR47–MR40) (Address (SR4–SR0) = 04H) Figure 55 shows the various operations under the control of Mode Register 4. MR4 BIT DESCRIPTION Timing Reset (MR40) Toggling MR40 from low to high and low again resets the inter- ...
Page 30
ADV7195 DAC TERMINATION AND LAYOUT CONSIDERATIONS Voltage Reference The ADV7195 contains an onboard voltage reference. The V through a 0.1 µF capacitor when pin is normally terminated the internal V is used. Alternatively, the ADV7195 can be ...
Page 31
DAC output traces on a PCB should be treated as transmission lines recommended that the DACs be placed as close as possible to the output connector, with the analog output traces being as short as possible (less than ...
Page 32
ADV7195 An optional analog reconstruction LPF might be required as an antialias filter if the ADV7195 is connected to a device that requires this filtering. The Eval ADV7195/ADV7196/ADV7197 EB evaluation board uses the ML6426 Microlinear IC, which provides buffering and ...
Page 33
EIA-770.2, STANDARD FOR Y INPUT CODE 940 64 EIA-770.2, STANDARD FOR Pr/Pb 960 512 64 EIA-770.1, STANDARD FOR Y INPUT CODE 940 64 EIA-770.1, STANDARD Pr/Br 960 512 64 OUTPUT VOLTAGE INPUT CODE 700mV ACTIVE VIDEO 0mV –300mV OUTPUT VOLTAGE ...
Page 34
ADV7195 SMPTE293M ANALOG WAVEFORM F INPUT PIXELS F SAMPLE 719 NUMBER FVH = FVH AND PARITY BITS SAV = LINE 43–525 = 200H SAV = LINE 1–42 = 2AC EAV = LINE 43–525 = 274H EAV = LINE 1–42 = ...
Page 35
ACTIVE VIDEO 522 523 524 525 ACTIVE VIDEO 2 4 622 623 624 625 1 5 VERTICAL BLANKING INTERVAL 1 747 748 749 750 2 3 FIELD 1 VERTICAL BLANKING INTERVAL 1124 1125 ...
Page 36
ADV7195 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 52-Lead Plastic Quad Flatpack (S-52) 0.557 (14.15) 0.094 (2.39) 0.537 (13.65) 0.084 (2.13) 0.398 (10.11) 0.390 (9.91) 0.037 (0.95) 0.026 (0.65 PIN 1 SEATING PLANE TOP VIEW ...