PI7C9X20303ULAZPE Pericom Semiconductor, PI7C9X20303ULAZPE Datasheet
PI7C9X20303ULAZPE
Specifications of PI7C9X20303ULAZPE
Available stocks
Related parts for PI7C9X20303ULAZPE
PI7C9X20303ULAZPE Summary of contents
Page 1
PI7C9X20303UL PCI EXPRESS® PACKET SWITCH DATASHEET REVISION 1.1 August 2009 ST 3545 North 1 Street, San Jose, CA 95134 Telephone: 1-877-PERICOM, (1-877-737-4266) FAX: 408-435-1100 Internet: http://www.pericom.com ...
Page 2
... A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system affect its safety or effectiveness. Pericom Semiconductor Corporation reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product ...
Page 3
... Capability Version Bit[19:16], 7.2.93 VC Resource Control Register Bit [26:24], 7.2.97 Capability Version Bit[19:16] Updated 9.5 JTAG Boundary Scan Register Order Added Chapter 11.2 Power Consumption Corrected Chapter 11.3 DC Specifications August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL TM UltraLo ...
Page 4
... Updated Chapter 7.2.52 and 7.2.53 Switch Operation Mode (Bit[31:16]) Updated Chapter 10 Power Management Updated Figure 12-1 Package outline drawing Updated Table 11-4 Transmitter Characteristics Updated Table 11-5 Receiver Characteristics Updated Chapter 13 Ordering Information August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TM Family) Page PI7C9X20303UL TM ...
Page 5
... PRIMARY STATUS REGISTER – OFFSET 04h.................................................................................33 7.2.5 REVISION ID REGISTER – OFFSET 08h .........................................................................................33 7.2.6 CLASS CODE REGISTER – OFFSET 08h .........................................................................................33 7.2.7 CACHE LINE REGISTER – OFFSET 0Ch.........................................................................................34 August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL TM UltraLo Family Datasheet ...
Page 6
... NEXT ITEM POINTER REGISTER – OFFSET C0h ..........................................................................46 7.2.58 SUBSYSTEM VENDOR ID REGISTER – OFFSET C4h ....................................................................46 7.2.59 SUBSYSTEM ID REGISTER – OFFSET C4h.....................................................................................47 7.2.60 GPIO CONTROL REGISTER – OFFSET D8h (Upstream Port Only)...............................................47 August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL TM UltraLo Family Datasheet ...
Page 7
... IEEE 1149.1 COMPATIBLE JTAG CONTROLLER....................................................................................68 9.1 INSTRUCTION REGISTER ......................................................................................................................68 9.2 BYPASS REGISTER .................................................................................................................................68 9.3 DEVICE ID REGISTER.............................................................................................................................68 9.4 BOUNDARY SCAN REGISTER...............................................................................................................69 9.5 JTAG BOUNDARY SCAN REGISTER ORDER......................................................................................69 10 POWER MANAGEMENT ................................................................................................................................71 August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL TM UltraLo Family Datasheet ...
Page 8
... ELECTRICAL AND TIMING SPECIFICATIONS .......................................................................................72 11.1 ABSOLUTE MAXIMUM RATINGS ........................................................................................................72 11.2 POWER CONSUMPTION.........................................................................................................................72 11.3 DC SPECIFICATIONS ..............................................................................................................................72 11.4 AC SPECIFICATIONS ..............................................................................................................................73 12 PACKAGE INFORMATION............................................................................................................................75 13 ORDERING INFORMATION..........................................................................................................................77 August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL TM UltraLo Family Datasheet ...
Page 9
... ABLE BSOLUTE MAXIMUM RATINGS T 11-2 PI7C9X303UL ABLE POWER DISSIPATION T 11-3 DC ABLE ELECTRICAL CHARACTERISTICS T 11 ABLE RANSMITTER HARACTERISTICS T 11 ABLE ECEIVER HARACTERISTICS August 2009 – Revision 1.1 Pericom Semiconductor I PI7C9X20303UL............................................................29 MPLEMENTATION ON .................................................................................................................75 ......................................................................................................................... )............................................................................................16 ALUES NOM N C .............................................................................16 OMINAL URRENT DEQ [3:0]................................................................................................... ..........................................................................................20 RDERING ULES ....................................................................................................29 .....................................................................................................................64 ITS ...
Page 10
... Programmable driver current and de-emphasis level at each individual port Low Power Dissipation at 0.30 W typical in L0 normal mode, 0.15 W typical in L1 standby mode Industrial Temperature Range -40 132-pin TQFN 10mm x 10mm package August 2009 – Revision 1.1 Pericom Semiconductor and L3 link power states Ready and D3 device power states ...
Page 11
... The protocol requires that each ingress port maintains the credits independently without checking other ports' credit availability, which is otherwise required by pure output queue architecture. August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL ...
Page 12
... SMBDATA B8 SCAN_EN A31 PORTERR [2:0] B24, A27, A26 August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION I Reference Clock Input Pairs: Connect to external 100MHz differential clock. The input clock signals must be delivered to the clock buffer cell through an AC-coupled interface so that only the AC information of the clock is received, converted, and buffered ...
Page 13
... TDO A32 TDI B29 TRST_L B31 August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION I Present: When asserted low, it represents the device is present in the slot of downstream ports. Otherwise, it represents the absence of the device. PRSNT [x] is correspondent to Port x, where x=1,2. The pins have internal pull-down ...
Page 14
... B1, B16, B21, B25, B30, B32, B36, B41, B45, B50, B60, GND August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION P VDDC Supply (1.0V): Used as digital core power pins. P VDDR Supply (3.3V): Used as digital I/O power pins. ...
Page 15
... PERST_L A26 PORTERR[0] A27 PORTERR[1] A28 VDDC A29 VDDC A30 NC A31 SCAN_EN A32 TDO A33 VDDC GND VSS August 2009 – Revision 1.1 Pericom Semiconductor PIN NAME PIN A34 TMS A67 A35 NC A68 A36 NC A69 A37 NC A70 A38 TEST2 A71 A39 ...
Page 16
... Table 5-2 Ratio of Actual Current and Nominal Current DTX [3:0] ACTUAL CURRENT / NOMINAL CURRENT 0000 0001 0010 0011 0100 0101 0110 1 Multiple lanes could share the PLL. August 2009 – Revision 1.1 Pericom Semiconductor NOMINAL DRIVER CURENT Reserved 1.00 1.05 1.10 1 ...
Page 17
... ISI related jitter. The following table shows a simple guideline for selecting the appropriate value to adapt with different lengths or connector numbers in various applications. Table 5-4 Rx Equalizer Settings (RXEQCTL) RXEQCTL [1] RXEQCTL [ August 2009 – Revision 1.1 Pericom Semiconductor 1.35 0.60 0.65 0.70 0.75 0.80 0.85 0.90 0.95 –I ...
Page 18
... If the incoming packet can not be forwarded to any other port due to a miss to hit the defined address range or targeted ID, this is considered as Unsupported Request (UR) packet, which is similar to a master abort event in PCI protocol. August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL ...
Page 19
... CPLD queue is used for storing completion data. If the received TLP is of the completion type and is determined to have payload coming with the header, the payload data would be put into CPLD queue. August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page ...
Page 20
... Each port has port arbitration circuitries for traffic handling in VC0. At upstream port, in addition to the traffic from inter-port, the intra-port packet such as configurations completion would also join the arbitration loop to get the service in Virtual Channel 0. August 2009 – Revision 1.1 Pericom Semiconductor Read Non-posted Write Request ...
Page 21
... TLP generated from VC arbiter, respond with the completion packet when the local resource (i.e. configuration register) is accessed and regenerate the message that terminated at receiver acts as an upstream port. August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL ...
Page 22
... EEPROM SPACE ADDRESS MAP 15 – 8 EEPROM Signature (1516h) Extended VC Count / Link Capability / Switch Mode Operation / Interrupt pin for Port Max_Payload_Size Support / ASPM Support / Role_Base Error Reporting / RefClk ppm Reserved August 2009 – Revision 1.1 Pericom Semiconductor 7 – 0 Vendor ID Device ID Subsystem Vender ID Subsystem ID Difference ...
Page 23
... Replay Time-out Counter for Port 2 Acknowledge Latency Timer for Port 0 Acknowledge Latency Timer for Port 1 Acknowledge Latency Timer for Port 2 August 2009 – Revision 1.1 Pericom Semiconductor 7 – 0 Reserved Slot Clock / LPVC Count / Port Num, Port 0 Slot Implemented / Slot Clock / LPVC Count ...
Page 24
... B0h : Bit [15] B4h(port 0~2) B4h : Bit [15] B0h(port 0~2) B0h : Bit [13] B4h(Port 0~2) B4h: Bit [7] BCh(Port 0~2) August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch 7 – 0 Reserved Reserved Reserved Reserved Reserved PM Control Para/Rx Polarity for Port 0 PM Control Para/Rx Polarity for Port 1 ...
Page 25
... ECh (Port 0) ECh: Bit [25:24] 84h (Port 0) 84h: Bit [14:13] 154h (Port 0) 154h: Bit [7:1] August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch DESCRIPTION Bit [11]: Set to zero to shorten latency Surprise Down Capability Enable for Port 0~2 ...
Page 26
... Bit [26] 80h: Bit [29:28] 51h 84h (Port 0) 84h: Bit [31:24] August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch DESCRIPTION PCIe Capability Slot Implemented for Port 1 Bit [0]: When set, the slot is implemented for Port 1 Slot Clock Configuration for Port 1 ...
Page 27
... B4h: Bit [31:16] 92h B4h (Port 1) B4h: Bit [31:16] 94h B4h (Port 2) B4h: Bit [31:16] August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch DESCRIPTION No_Soft_Reset for Port 1 Bit [0]: No_Soft_Reset. Power Management Capability for Port 1 Bit [3:1]: AUX Current. ...
Page 28
... A4h B0h (Port2) B0h: Bit[31] B4h (Port 2) B4h: Bit [13:8] B4h (Port 2) B4h : Bit [14] August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch DESCRIPTION Decode VGA for Port0 Bit [7] PM Control Parameter for Port 0 Bit [5:4] : L0s enable ...
Page 29
... Table 6-1 SMBus Address Pin Configuration BIT SMBus Address 0 GPIO[5] 1 GPIO[6] 2 GPIO[ August 2009 – Revision 1.1 Pericom Semiconductor Processor (SMBus Master) SMBCLK Page PI7C9X20303UL 3Port-3Lane PCI Express® Switch TM UltraLo Family Datasheet Other SMBus Devices ...
Page 30
... Reserved VPD Register Length in Bytes (14h) ACK Latency Timer PHY Parameters Reserved SSID August 2009 – Revision 1.1 Pericom Semiconductor DEFINITION Hardware Initialization Read Only Read / Write Read / Write 1 to Clear Sticky - Read Only / Write 1 to Clear Sticky - Read / Write Sticky – Read Only 23 – ...
Page 31
... Next Capability Offset=20Ch VC Arbitration Table Offset=3 Port VC Status Register Port Arbitration Table Offset=4 VC Resource Status Register (0) Next Capability Offset=000h August 2009 – Revision 1.1 Pericom Semiconductor 23 – Reserved GPIO Data and Control EEPROM Address Next Item Pointer=00 Device Capabilities Device Control ...
Page 32
... Wait Cycle Control 8 SERR# enable Fast Back-to-Back 9 Enable 10 Interrupt Disable August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION RO Identifies Pericom as the vendor of this device. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 12D8h. TYPE ...
Page 33
... BIT FUNCTION 15:8 Programming Interface 23:16 Sub-Class Code 31:24 Base Class Code August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION RO Reset to 0b. TYPE DESCRIPTION RO Reset to 000b. Indicates that an INTx Interrupt Message is pending internally to the device. ...
Page 34
... FUNCTION Subordinate Bus 23:16 Number August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION The cache line size register is set by the system firmware and the operating system cache line size. This field is implemented by PCI Express devices as a ...
Page 35
... Error 26:25 DEVSEL_L timing Signaled Target 27 Abort Received Target 28 Abort August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Does not apply to PCI Express. Must be hardwired to 00h. RO TYPE DESCRIPTION RO Read as 01h to indicate 32-bit I/O addressing. Defines the bottom address of the I/O address range for the Bridge to determine when to forward I/O transactions from one interface to the other ...
Page 36
... PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h BIT FUNCTION 19:16 64-bit addressing August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Set to 1 (by a requestor) whenever receiving a Completion with Unsupported Request Completion Status in secondary side. ...
Page 37
... BIT FUNCTION 7:0 Capability Pointer August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Defines the top address of an address range for the Bridge to determine when to forward memory read and write transactions from one interface to the other ...
Page 38
... ISA Enable 19 VGA Enable 20 VGA 16-bit decode 21 Master Abort Mode 22 Secondary Bus Reset August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Reset to 80h. TYPE DESCRIPTION RW Reset to 00h. TYPE DESCRIPTION The Switch implements INTA virtual wire interrupt signals to represent hot- plug events at downstream ports ...
Page 39
... POWER MANAGEMENT DATA REGISTER – OFFSET 84h BIT FUNCTION 1:0 Power State August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Does not apply to PCI Express. Must be hardwired to 0b. RO Does not apply to PCI Express. Must be hardwired to 0b. ...
Page 40
... Data Register 7.2.35 MSI CAPABILITY ID REGISTER – OFFSET 8Ch (Downstream Port Only) BIT FUNCTION Enhanced 7:0 Capabilities ID August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION 00b: D0 state 01b: D1 state 10b: D2 state 11b: D3 hot state Reset to 00b. ...
Page 41
... MESSAGE DATA REGISTER – OFFSET 98h (Downstream Port Only) BIT FUNCTION 15:0 Message Data 7.2.41 VPD CAPABILITY ID REGISTER – OFFSET 9Ch (Upstream Port Only) August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Pointer points to the Vendor specific capability register (A4h). RO Reset to A4h. TYPE ...
Page 42
... VENDOR SPECIFIC CAPABILITY ID REGISTER – OFFSET A4h BIT FUNCTION Enhanced 7:0 Capabilities ID August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Read as 03h to indicate that these are VPD enhanced capability registers. RO Reset to 03h. TYPE DESCRIPTION Pointer points to the Vendor specific capability register (A4h) ...
Page 43
... Capability Disable MSI Capability 14 Disable AER Capability 15 Disable August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Pointer points to the SSID/SSVID capability register (C0h). RO Reset to C0h. TYPE DESCRIPTION The length field provides the information for number of bytes in the capability structure (including the ID and Next pointer bytes) ...
Page 44
... Mode Ordering on 6 Different Tag of Completion Mode 7 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION A 14-bit register contains a user-defined value. The default value may be changed by SMBus or auto-loading from EEPROM. RW Reset to 0. When asserted, the user-defined ACK latency value is be employed. The default value may be changed by SMBus or auto-loading from EEPROM ...
Page 45
... Inversion Disable Compliance Pattern 15 Parity Control Disable 16 Low Driver Current August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION The default value may be changed by SMBus or auto-loading from EEPROM. RW Reset to 000001b. The default value may be changed by SMBus or auto-loading from EEPROM ...
Page 46
... Next Item Pointer 7.2.58 SUBSYSTEM VENDOR ID REGISTER – OFFSET C4h BIT FUNCTION August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION It indicates the status of the strapping pin HIDRV. The default value may be changed by SMBus or auto-loading from EEPROM. ...
Page 47
... Enable GPIO [3] Output 14 Register 15 Reserved 16 GPIO [4] Input August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch RO It indicates the sub-system vendor id. The default value may be changed by SMBus or auto-loading from EEPROM. Reset to 0000h. TYPE DESCRIPTION RO It indicates the sub-system device id. The default value may be changed by SMBus or auto-loading from EEPROM ...
Page 48
... EEPROM Command EEPROM Error 2 Status EEPROM Autoload 3 Success August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION 0b: GPIO [ input pin 1b: GPIO [ output pin RW Reset to 0b. Value of this bit will be output to GPIO [4] pin if GPIO [4] is configured as an output pin. ...
Page 49
... PCI EXPRESS CAPABILITIES REGISTER – OFFSET E0h BIT FUNCTION 19:16 Capability Version August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION 0b: EEPROM autoload was unsuccessful or is disabled 1b: EEPROM autoload occurred successfully after PREST. Configuration RO registers were loaded with values stored in the EEPROM Reset to 0b ...
Page 50
... Limit Value Captured Slot Power 27:26 Limit Scale 31:28 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Indicates the type of PCI Express logical device. RO Reset to 0101b (Upstream port). Reset to 0110b (Downstream port). When set, indicates that the PCIe Link associated with this Port is connected to a slot ...
Page 51
... Reserved 7.2.69 DEVICE STATUS REGISTER – OFFSET E8h BIT FUNCTION Correctable Error 16 Detected August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION 0b: Disable Correctable Error Reporting 1b: Enable Correctable Error Reporting RW Reset to 0b. 0b: Disable Non-Fatal Error Reporting ...
Page 52
... Latency 18 Reserved Surprise Down Error 19 Reporting Capable August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Asserted when non-fatal error is detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control RW1C register ...
Page 53
... LINK STATUS REGISTER – OFFSET F0h BIT FUNCTION 19:16 Link Speed August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION For a Downstream Port, this bit must be set the component supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine ...
Page 54
... Power Indicator 4 Present 5 Hot-Plug Surprise 6 Hot-Plug Capable August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Indicates the negotiated width of the given PCIe link. RO Reset to 000001b (x1). When set, indicates a Link training error occurred. This bit is cleared by hardware upon successful training of the link to the L0 RO link state ...
Page 55
... Enable Attention Indicator 7:6 Control August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION It applies to Downstream Port only. In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot. Writes to this register also cause the Port to send the Set_Slot_Power_Limit message. The RW default value may be changed by SMBus or auto-loading from EEPROM ...
Page 56
... Presence Detect State 23 Reserved Data Link Layer 24 State Changed 31:25 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Controls the display of Power Indicator. 00b: Reserved 01b: On 10b: Blink RW 11b: Off Writes to this register also cause the Port to send the POWER_INDICATOR_* Messages ...
Page 57
... Completion Status Receiver Overflow 17 Status Malformed TLP 18 Status August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Read as 0001h to indicate that these are PCI express extended capability RO registers for advance error reporting. TYPE DESCRIPTION Read as 1h. Indicates PCI-SIG defined PCI Express capability structure version number ...
Page 58
... ECRC Error Mask Unsupported Request 20 Error Mask 31:21 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION When set, indicates that an ECRC Error has been detected. RW1CS Reset to 0b. When set, indicates that an Unsupported Request event has occurred. ...
Page 59
... CORRECTABLE ERROR STATUS REGISTER – OFFSET 110 h BIT FUNCTION 0 Receiver Error Status 5:1 Reserved 6 Bad TLP Status August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION 0b: Non-Fatal 1b: Fatal RWS Reset to 1b. RO Reset to 000b. 0b: Non-Fatal 1b: Fatal RWS Reset to 1b ...
Page 60
... FUNCTION 4:0 First Error Pointer ECRC Generation 5 Capable August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION When set, the event of Bad DLLP has been received is detected. RW1CS Reset to 0b. When set, the REPLAY_NUM Rollover event is detected. ...
Page 61
... BIT FUNCTION 2:0 Extended VC Count 3 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION When set, it enables the generation of ECRC when needed. RWS Reset to 0b. When set, it indicates the Switch has the capability to check ECRC. ...
Page 62
... FUNCTION VC Arbitration Table 16 Status 31:17 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION It indicates the number of extended Virtual Channels in addition to the default VC belonging to the low-priority VC (LPVC) group. The default value may RO be changed by SMBus or auto-loading from EEPROM. ...
Page 63
... VC ID 30:27 Reserved 31 VC Enable August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION It indicates the types of Port Arbitration supported by the VC resource. The Switch supports Hardware fixed arbitration scheme, e.g., Round Robin, Weight Round Robin (WRR) arbitration with 128 phases (3~4 enabled ports) RO and Time-based WRR with 128 phases (3~4 enabled ports) ...
Page 64
... Capabilities ID 7.2.98 CAPABILITY VERSION – OFFSET 20Ch BIT FUNCTION August 2009 – Revision 1.1 Pericom Semiconductor TYPE DESCRIPTION RO Reset to 0000h. When set, it indicates that any entry of the Port Arbitration Table is written by software. This bit is cleared when hardware finishes loading values stored in RO the Port Arbitration Table after the bit of “ ...
Page 65
... PM Sub State 14:13 PM State 17:15 Type 20:18 Power Rail 31:21 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION Read as 1h. Indicates PCIe Base Specification compliance. RO Reset to 1h. TYPE DESCRIPTION Read as 000h. No other ECP registers. ...
Page 66
... FUNCTION 0 System Allocated 31:1 Reserved August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch TYPE DESCRIPTION When set, it indicates that the power budget for the device is included within the system power budget. The default value may be changed by auto-loading RO from EEPROM ...
Page 67
... Duty cycle of input clock Rise/Fall time of input clock Differential input voltage swing SW a. RCUI (Reference Clock Unit Interval) refers to the reference clock period August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Min Typical Max. - 100 (peak-to-peak) 800 ...
Page 68
... Type 31-28 RO 27- August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Register Selected Operation Boundary Scan Drives / receives off-chip test data Boundary Scan Samples inputs / pre-loads outputs Bypass Tri-states output and I/O pins except TDO pin ...
Page 69
... GPIO[ TEST1 28 HIDRV 29 LOWDRV 30 DTX[3] 31 EECLK 32 EEPD 33 34 PERST_L 35 PWR_IND[1] 36 PWR_IND[3] 37 PORTERR[0] 38 ATT_IND[1] 39 ATT_IND[3] August 2009 – Revision 1.1 Pericom Semiconductor Pin A10 B9 B10 A12 A13 B11 A14 B12 A15 B13 A17 B15 A18 B18 A23 B19 A25 A26 Page PI7C9X20303UL 3Port-3Lane PCI Express® ...
Page 70
... DWNRST_L[ PWR_IND[2] 56 TEST6 57 ATT_IND[2] 58 ATT_RTN[2] 59 SLOTCLK 60 PRSNT[2] 61 PWR_ENA[2] 62 PWR_FLT[2] 63 PRSNT[1] August 2009 – Revision 1.1 Pericom Semiconductor Pin No A27 B24 NC A30 A38 A52 B44 NC B46 A70 B59 A71 Page PI7C9X20303UL 3Port-3Lane PCI Express® Switch TM UltraLo Family Datasheet Type Tri-state Control Cell ...
Page 71
... PI7C9X20303UL forwards power management messages to the upstream Switches or root complex. PI7C9X20303UL also supports ASPM (Active State Power Management) to facilitate the link power saving. August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL ...
Page 72
... VDDAUX: digital auxiliary power supply for the core VTT: transmit termination power supply for PCI Express Interface In order to support auxiliary power management fully recommended to have VDDC and VDDAUX separated. August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Typical Power Dissipation (Watts) 0.30 0.40 ...
Page 73
... Minimum swing assumes LoDrv = 1, HiDrv = 0 and Dtx =1100 c. Max swing assumes LoDrv = 0, HiDrv = 1, Dtx = 0010, VTT = 1. measured between 20% and 80% points. Will depend on package characteristics. e. Measured using PCI Express Compliance Pattern August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Min Typical 400 ...
Page 74
... TxIdleDetect output a. Over a frequency range of 50 MHz to 1.25 GHz. b. Over a frequency range of 50 MHz to 1.25 GHz. c. Assuming synchronized bit streams at the respective receiver inputs. August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Min Typical 170 65 ...
Page 75
... PACKAGE INFORMATION The package of PI7C9X20303UL is a 10mm x 10mm TQFN (132 Pin) package. The following are the package information and mechanical dimension: Figure 12-1 Package outline drawing August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch Page PI7C9X20303UL TM UltraLo ...
Page 76
... Figure 12-2 Package bottom view August 2009 – Revision 1.1 Pericom Semiconductor 3Port-3Lane PCI Express® Switch GND Page PI7C9X20303UL TM UltraLo Family Datasheet ...
Page 77
... ORDERING INFORMATION Part Number □ PI7C9X20303UL ZPEX PI 7C 9X20303UL August 2009 – Revision 1.1 Pericom Semiconductor Temperature Range Package 132-pin TQFN (Industrial Temperature) 10mm x 10mm Blank=Tray X=Tape & Reel Blank=Standard E=Pb-Free and Green Package Code Blank=Standard =Revision Device Type Device Number ...