DS8113-RNG+T&R Maxim Integrated Products, DS8113-RNG+T&R Datasheet - Page 9

• Manufacturer Part Number: DS8113-RNG+T&R
• Description: IC INTERFACE SMART CARD 28-SOIC
• Manufacturer: Maxim Integrated Products

Specifications of DS8113-RNG+T&R

• Applications: Smart Card
• Interface: Analog
• Voltage - Supply: 2.7 V ~ 6 V
• Package / Case: 28-SOIC (7.5mm Width)
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

The card clock signal (CLK) is derived from a clock sig-
nal input to XTAL1 or from a crystal operating at up to
20MHz connected between XTAL1 and XTAL2. The
output clock frequency of CLK is selectable through
inputs CLKDIV1 and CLKDIV2. The CLK signal fre-
quency can be f
Table 1 for the frequency generated on the CLK signal
given the inputs to CLKDIV1 and CLKDIV2.
Note that CLKDIV1 and CLKDIV2 must not be changed
simultaneously; a delay of 10ns minimum between
changes is needed. The minimum duration of any state
of CLK is eight periods of XTAL1.
The frequency change is synchronous: during a transi-
tion of the clock divider, no pulse is shorter than 45% of
the smallest period, and the first and last clock pulses
about the instant of change have the correct width.
When changing the frequency dynamically, the change
is effective for only eight periods of XTAL1 after the
command.
The f
XTAL1. To reach a 45% to 55% duty factor on CLK,
XTAL1 should have a 48% to 52% duty factor with tran-
sition times less than 5% of the period.
With a crystal, the duty factor on CLK can be 45% to
55% depending on the circuit layout and on the crystal
characteristics and frequency. In other cases, the duty
factor on CLK is guaranteed between 45% and 55% of
the clock period.
If the crystal oscillator is used or if the clock pulse on
XTAL1 is permanent, the clock pulse is applied to the
card as shown in the activation sequences in Figures 3
and 4. If the signal applied to XTAL1 is controlled by
the host microcontroller, the clock pulse is applied to
the card when it is sent by the system microcontroller
(after completion of the activation sequence).
Table 1. Clock Frequency Selection
CLKDIV1
XTAL
0
0
1
1
duty factor depends on the input signal on
XTAL
_______________________________________________________________________________________
, f
XTAL
CLKDIV2
0
1
1
0
/2, f
Clock Circuitry
XTAL
/4, or f
XTAL
f
f
f
XTAL
XTAL
XTAL
f
f
XTAL
CLK
/8
/4
/2
/8. See
The three data lines I/O, AUX1, and AUX2 are identical.
This section describes the characteristics of I/O and
I/OIN but also applies to AUX1, AUX1IN, AUX2, and
AUX2IN.
I/O and I/OIN are pulled high with an 11kΩ resistor (I/O
to VCC and I/OIN to VDD) in the inactive state. The first
side of the transceiver to receive a falling edge
becomes the master. When a falling edge is detected
(and the master is decided), the detection of falling
edges on the line of the other side is disabled; that side
then becomes a slave. After a time delay t
transistor on the slave side is turned on, thus transmit-
ting the logic 0 present on the master side.
When the master side asserts a logic 1, a p transistor
on the slave side is activated during the time delay t
and then both sides return to their inactive (pulled up)
states. This active pullup provides fast low-to-high tran-
sitions. After the duration of t
depends only on the internal pullup resistor and the
load current. Current to and from the card I/O lines is
limited internally to 15mA. The maximum frequency on
these lines is 1MHz.
The DS8113 powers up with the card interface in the
inactive mode. Minimal circuitry is active while waiting
for the host to initiate a smart card session.
After power-on and the reset delay, the host microcon-
troller can monitor card presence with signals OFF and
CMDVCC, as shown in Table 2.
Table 2. Card Presence Indication
• All card contacts are inactive (approximately 200Ω
• Pins I/OIN, AUX1IN, and AUX2IN are in the high-
• Voltage generators are stopped.
• XTAL oscillator is running (if included in the device).
• Voltage supervisor is active.
• The internal oscillator is running at its low frequency.
Smart Card Interface
to GND).
impedance state (11kΩ pullup resistor to VDD).
High
OFF
Low
Activation Sequence
CMDVCC
High
High
I/O Transceivers
PU
Inactive Mode
, the output voltage
Card present.
Card not present.
D(EDGE)
STATUS
, an n
PU
9