IDT82V3002APV IDT, Integrated Device Technology Inc, IDT82V3002APV Datasheet - Page 24

• Manufacturer Part Number: IDT82V3002APV
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of IDT82V3002APV

• Function: Wan PLL
• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Package Type: SSOP
• Pin Count: 56
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Not Compliant

Table - 17 2.048 MHz Input Jitter Tolerance
*
Voltages are with respect to ground (V
Supply voltage and operating temperature are as per Recommended Operating Conditions.
Timing parameters are as per AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels
TEST SPECIFICATIONS
Jitter tolerance for 1 Hz input
Jitter tolerance for 5 Hz input
Jitter tolerance for 20 Hz input
Jitter tolerance for 300 Hz input
Jitter tolerance for 400 Hz input
Jitter tolerance for 700 Hz input
Jitter tolerance for 2400 Hz input
Jitter tolerance for 10 kHz input
Jitter tolerance for 100 kHz input
1.
2.
3.
4.
5.
6.
7.
8.
9.
10. Master clock input OSCi at 20 MHz ±32 ppm.
11. Master clock input OSCi at 20 MHz ±100 ppm.
12. Selected reference input at ±0 ppm.
13. Selected reference input at ±32 ppm.
14. Selected reference input at ±100 ppm.
15. For Freerun Mode of ±0 ppm.
16. For Freerun Mode of ±32 ppm.
17. For Freerun Mode of ±100 ppm.
18. For capture range of ±230 ppm.
19. For capture range of ±198 ppm.
20. For capture range of ±130 ppm.
21. 25 pF capacitive load.
22. OSCi Master Clock jitter is less than 2 nspp, or 0.04 UIpp where 1 UIpp = 1/20 MHz.
23. Jitter on reference input is obtained at slightly higher input jitter amplitudes.
24. Applied jitter is sinusoidal.
25. Minimum applied input jitter magnitude to regain synchronization.
26. Loss of synchronization is obtained at slightly higher input jitter amplitudes.
27. Within 10 ms of the state, reference or input change.
28. 1 UIpp = 125 µs for 8 kHz signals.
29. 1 UIpp = 648 ns for 1.544 MHz signals.
30. 1 UIpp = 488 ns for 2.048 MHz signals.
31. 1 UIpp = 323 ns for 3.088 MHz signals.
32. 1 UIpp = 244 ns for 4.096 MHz signals.
33. 1 UIpp = 122 ns for 8.192 MHz signals.
34. 1 UIpp = 61 ns for 16.484 MHz signals.
35. 1 UIpp = 30 ns for 32.968 MHz signals.
36. No filter.
37. 40 Hz to 100 kHz bandpass filter.
38. With respect to reference input signal frequency.
39. After chip reset or TIE reset.
40. Master clock duty 40% to 60%.
41. Prior to Holdover Mode, device as in Normal Mode and phase locked.
42. With input frequency offset of 100 ppm.
Notes:
IDT82V3002A
Fref0 reference input selected.
Fref1 reference input selected.
Normal Mode selected.
Holdover Mode selected.
Freerun Mode selected.
8 kHz Frequency Mode selected.
1.544 MHz Frequency Mode selected.
2.048 MHz Frequency Mode selected.
Master clock input OSCi at 20 MHz ±0 ppm.
Description
SS
) unless otherwise stated.
Min
150
140
130
5.5
1.3
0.4
40
33
18
Typ
24
Max
WAN PLL WITH DUAL REFERENCE INPUT
Units
UIpp
UIpp
UIpp
UIpp
UIpp
UIpp
UIpp
UIpp
UIpp
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
1-3, 8, 9-14, 21-22, 24-26, 30
Test Conditions / Notes*
October 15, 2008