AM486DX5-133W16BHC AMD (ADVANCED MICRO DEVICES), AM486DX5-133W16BHC Datasheet - Page 18

• Manufacturer Part Number: AM486DX5-133W16BHC
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM486DX5-133W16BHC

• Family Name: Am486
• Device Core Size: 32b
• Frequency (max): 133MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 3.45V
• Operating Supply Voltage (max): 3.6V
• Operating Supply Voltage (min): 3.3V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 208
• Package Type: SQFP
• Lead Free Status / Rohs Status: Not Compliant

18
3.4.2 Write-Back Cache
The microprocessor write-back cache architecture is
characterized by the following:
The write-back cache feature significantly reduces the
amount of bus traffic on the external bus; however, it
also adds complexity to the system design to maintain
memory coherency. The write-back cache requires en-
hanced system support because the cache may contain
data that is not identical to data in main memory at the
same address location.
3.5
The Enhanced Am486DX microprocessor write-back
cache coherency protocol reduces bus activity while
maintaining data coherency in a multimaster environ-
ment. The cache coherency protocol offers the following
advantages:
The Enhanced Am486DX microprocessors implement
a modified MESI protocol on systems with write-back
cache support. MESI allows a cache line to exist in four
states: modified, exclusive, shared, and invalid. The En-
hanced Am486DX microprocessors allocate memory in
the cache due to a read miss. Write allocation is not
implemented. To maintain coherency between cache
and main memory, the MESI protocol has the following
characteristics:
External read accesses are placed in the cache if
they meet proper caching requirements.
Subsequent reads to the data in the cache are made
if the address is stored in the cache tag array.
Write operations to a valid address in the cache that
is in the write-through (shared) state is updated in
the cache and to external memory.
Write operations to a valid address in the cache that
is in the write-back (exclusive or modified) state is
updated only in the cache. External memory is not
updated at the time of the cache update.
Modified data is written back to external memory
when the modified cache line is being replaced with
a new cache line (copy-back operation) or an exter-
nal bus master has snooped a modified cache line
(write-back).
No unnecessary bus traffic. The protocol dynamical-
ly identifies shared data to the granularity of a cache
line. This dynamic identification ensures that the traf-
fic on the external bus is the minimum necessary to
ensure coherency.
Software-transparent. Because the protocol gives
the appearance of a single, unified memory, soft-
ware does not have to maintain coherency or identify
shared data. Application software developed for a
system without a cache can run without modification.
Software support is required only in the operating
system to identify non-cacheable data regions.
Write-Back Cache Protocol
Enhanced Am486DX Microprocessor Family
P R E L I M I N A R Y
3.5.1 Cache Line Overview
To implement the Enhanced Am486DX microprocessor
cache-coherency protocol, each tag entry is expanded
to 2 bits: S1 and S0. Each tag entry is associated with
a cache line. Table 4 shows the cache line organization.
3.5.2 Line Status and Line State
A cache line can occupy one of four legal states as
indicated by bits S0 and S1. The line states are shown
in Table 5. Each line in the cache is in one of these
states. The state transition is induced either by the pro-
cessor or during snooping from an external bus master.
3.5.2.1
An invalid cache line does not contain valid data for any
external memory location. An invalid line does not par-
ticipate in the cache coherency protocol.
3.5.2.2
An exclusive line contains valid data for some external
memory location. The data exactly matches the data in
the external memory location.
3.5.2.3
A shared line contains valid data for an external memory
location, the data is shared by another cache, and the
shared data matches the data in the external memory
exactly; or the cache line is in Write-through mode.
Data Words (32 Bits)
The system memory is always updated during a
snoop when a modified line is hit.
If a modified line is hit by another master during
snooping, the master is forced off the bus and the
snooped cache writes back the modified line to the
system memory. After the snooped cache completes
the write, the forced-off bus master restarts the ac-
cess and reads the modified data from memory.
S1
0
0
1
1
Table 4. Cache Line Organization
Table 5. Legal Cache Line States
Invalid
Exclusive
Shared
D0
D1
D2
D3
S0
0
1
0
1
Address Tag and Status
Address Tag, S1, S0
Line State
Exclusive
Modified
Shared
Invalid