ICS83940DYI IDT, Integrated Device Technology Inc, ICS83940DYI Datasheet - Page 16

ICS83940DYI

Manufacturer Part Number
ICS83940DYI
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Driverr
Datasheet

Specifications of ICS83940DYI

Number Of Clock Inputs
2
Output Frequency
250MHz
Output Logic Level
LVCMOS/LVTTL
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.465V
Package Type
LQFP
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS83940DYI-01LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS83940DYI-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS83940DYILF
Manufacturer:
IDT
Quantity:
4 218
Part Number:
ICS83940DYILF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS83940DYILFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
ICS83940DYILFT
Quantity:
1 734
ICS83940DI Data Sheet
Package Outline and Package Dimensions
Package Outline - K Suffix for 32 Lead VFQFN
Table 7B. Package Dimensions
Reference Document: JEDEC Publication 95, MO-220
ICS83940DYI REVISION C SEPTEMBER 7, 2010
There are 3 methods of indicating pin 1 corner
at the back of the VFQFN package are:
1. Type A: Chamfer on the paddle (near pin 1)
2. Type B: Dummy pad between pin 1 and N.
3. Type C: Mouse bite on the paddle (near pin 1)
N
D2 & E2
Symbol
D & E
D
CHAMFER
Ind ex Area
A1
A3
N
A
b
& N
L
Bottom View w/Type A ID
e
4
E
0.6 x 0.6 max
OPTIONAL
Chamfer 4x
All Dimensions in Millimeters
JEDEC Variation: VHHD-2/-4
Minimum
2
1
N
0.80
0.18
0.30
3.0
To p View
0
D
N
N-1
5.00 Basic
0.50 Basic
Nominal
0.25 Ref.
0.25
0.40
32
S eating Plan e
Singulation
Singula tion
Anvil
Anvil
Maximum
0. 08
1.00
0.05
0.30
0.50
3.3
8
A1
4
C
A
A 3
E 2
4
C
Bottom View w/Type B ID
E2
N & N
(Ref.)
Odd
L
2
DD
4
e
16
2
1
NOTE: The following package mechanical drawing is a generic
drawing that applies to any pin count VFQFN package. This drawing
is not intended to convey the actual pin count or pin layout of this
device. The pin count and pinout are shown on the front page. The
package dimensions are in Table 7B.
(N
-1)x e
(R ef.)
D2
N
D2
LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER
AA
4
2
N-1
N
2
N & N
Even
(Ref.)
e
Th er mal
2
Ba se
If N & N
are Even
(N -1)x e
b
(Ty p.)
(Re f.)
RADIUS
Bottom View w/Type C ID
©2010 Integrated Device Technology, Inc.
4
1
2
N
N-1

Related parts for ICS83940DYI