CS493253-CL Cirrus Logic Inc, CS493253-CL Datasheet - Page 38

• Manufacturer Part Number: CS493253-CL
• Description: Multi Standard Audio Decoder 44-Pin PLCC
• Manufacturer: Cirrus Logic Inc

Specifications of CS493253-CL

• Package: 44PLCC
• Operating Temperature: 0 to 70 °C

5) The data is ready to be clocked out on the
38
acknowledge is not sent by the CS493XX, a
stop condition should be issued and the read
sequence should be restarted.
SCDIO line at this point. Data clocked out by
the host is valid on the rising edge of SCCLK
and data transitions occur on the falling edge of
SCCLK.
RISING EDGE OF SCDIO
WRITE ADDRESS BYTE
WHILE SCCLK IS HIGH
INTREQ
Figure 23. I
SET TO 1 FOR READ
WHILE SCLK IS HIGH
DROP SCDIO LOW
SEND I
READ DATABYTE
SEND I
INTREQ
WITH MODE BIT
SEND NACK
GET ACK
2
STILL LOW?
2
C START:
C STOP:
LOW?
2
YES
NO
C
®
Read Flow Diagram
YES
NO
SEND ACK
6) If INTREQ is still low after a byte transfer, an
7) When INTREQ has risen, a no acknowledge
Understanding the role of INTREQ is important for
successful communication. INTREQ is guaranteed
to remain low (once it has gone low), until the
rising edge of SCCLK for the last bit of the last byte
to be transferred out of the CS493XX (i.e. the
rising edge of SCCLK before the ACK SCCLK). If
there is no more data to be transferred, INTREQ
will go high at this point. After going high,
INTREQ is guaranteed to stay high until the next
rising edge of SCCLK (i.e. it will stay high until the
rising edge of SCCLK for the ACK/NACK bit).
This end of transfer condition signals the host to
end the read transaction by clocking the last data bit
out of the CS493XX and then sending a no
acknowledge to the CS493XX to signal that the
read sequence is over. At this point the host should
send an I
sequence. If INTREQ is still low after the rising
edge of SCCLK on the last data bit of the current
byte, the host should send an acknowledge and
continue reading data from the serial control port.
It should be noted that all data should be read out of
the serial control port during one cycle or a loss of
data will occur. In other words, all data should be
read out of the chip until INTREQ signals the last
byte by going high as described above. Please see
Section 6.1.3, “INTREQ Behavior: A Special
Case” on page 39
INTREQ behavior.
acknowledge (SCDIO clocked low by SCCLK)
must be sent by the host to the CS493XX and
another byte should be clocked out of the
CS493XX. Please see the discussion below for
a complete description of INTREQ’s behavior.
should be sent by the host (SCDIO clocked
high by the host) to the CS493XX. This,
followed by an I
raised, while SCCLK is high) signals an end of
read to the CS493XX.
2
C
®
stop condition to complete the read
CS49300 Family DSP
for a more detailed description of
2
C
®
stop condition (SCDIO
DS339PP4