STM32F407IGT6 STMicroelectronics, STM32F407IGT6 Datasheet - Page 101

• Manufacturer Part Number: STM32F407IGT6
• Description: IC MCU 32BIT 1MB FLASH 176LQFP
• Manufacturer: STMicroelectronics

Specifications of STM32F407IGT6

• Core Processor: ARM Cortex-M4
• Core Size: 32-Bit
• Speed: 168MHz
• Connectivity: CAN, I²C, IrDA, LIN, SPI, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 140
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 192K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 24x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Core: ARM Cortex M4
• Processor Series: STM32F4
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 168 MHz
• Data Ram Size: 192 KB
• On-chip Adc: Yes
• Number Of Programmable I/os: 140
• Number Of Timers: 10
• Operating Supply Voltage: 1.7 V to 3.6 V
• Mounting Style: SMD/SMT
• A/d Bit Size: 12 bit
• A/d Channels Available: 24
• Interface Type: CAN, I2C, I2S, SPI, UART
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-11604

STM32F405xx, STM32F407xx
Figure 34. I
1. Measurement points are done at CMOS levels: 0.3 × V
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
Figure 35. I
1. Based on characterization, not tested in production.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first
SD transmit
SD receive
byte.
byte.
WS output
SD transmit
SD receive
CPOL = 0
CPOL = 1
WS input
CPOL = 0
CPOL = 1
2
2
S slave timing diagram (Philips protocol)
S master timing diagram (Philips protocol)
t v(WS)
t su(WS)
t w(CKH)
t w(CKH)
LSB receive
Doc ID 022152 Rev 1
LSB transmit
LSB transmit
t su(SD_MR)
LSB receive
t su(SD_SR)
t c(CK)
(2)
t c(CK)
(2)
(2)
(2)
MSB receive
MSB transmit
MSB receive
DD
MSB transmit
t w(CKL)
and 0.7 × V
t w(CKL)
t f(CK)
(1)
t h(SD_MR)
DD
(1)
t v(SD_MT)
.
Bitn receive
t v(SD_ST)
t h(SD_SR)
Bitn transmit
Bitn transmit
Bitn receive
Electrical characteristics
t r(CK)
LSB receive
t h(WS)
t h(SD_MT)
LSB transmit
t h(WS)
t h(SD_ST)
LSB transmit
LSB receive
ai14884b
ai14881b
101/154