E-TEA6422D STMicroelectronics, E-TEA6422D Datasheet
E-TEA6422D
Specifications of E-TEA6422D
Related parts for E-TEA6422D
E-TEA6422D Summary of contents
Page 1
... Cascadable (2 different addresses) Serial Bus Controlled Very Low Noise Very Low Distorsion Fully ESD Protected Wide Audio Dynamic Range ( 3 V DESCRIPTION The TEA6422 switches 6 stereo audio inputs on 3 stereo outputs. All the switching possibilities are changed through 2 the I C BUS. Figure 1. PIN CONNECTIONS ...
Page 2
... C GND ABSOLUTE MAXIMUM RATINGS Symbol V Supply Voltage CC T Operating Temperature oper T Storage Temperature stg THERMAL DATA Symbol R (j-a) Junction - ambient Thermal Resistance th 2/10 1 RIGHT INPUTS BUS DECODER LEFT INPUTS Parameter Parameter SDIP24 SO28 GAIN = 0 dB RIGHT OUTPUTS SDA SCL ADDR LEFT ...
Page 3
... Channel Separation S OUTPUT BUFFER V Output DC Level OUT R Output Resistance OUT e Input Noise NI S/N Signal to Noise Ratio G Gain d Distortion V Clipping Level CL R Output Load Resistance L = 600 , kHz (unless otherwise specified) G Test Conditions V = 500mV , f = 1kHz IN RMS 1kHz IN RMS 20kHz, flat OUT RMS OUT RMS ...
Page 4
... Data Hold Time STO Set-up Time from Clock High to Stop SU t Start Set-up Time following a Stop BUF t , STA Start Hold Time HD Start Set-up Time following Clock Low-to High t , STA SU Transition Figure 2. I²C Bus Timing SDA t BUF SCL SDA (start, stop) 4/10 ...
Page 5
... Symbol Parameter Start of Reset Reset End of Reset SOFTWARE SPECIFICATION 1. Chip address Address 1001 1000 1001 1010 2. Data bytes Output select Input select don’t care - MSB is transmitted first Example : 010XX100 connects output 3 with input 5. Conditions Min. Incr Decr Incr. V 4.5 CC HEX ...
Page 6
... TEA6422 Figure 3. Distorsion Level versus Input Voltage dis (%) 0 kHz 0. °C amb 0.06 0.04 0.02 0 2.4 2.5 2.6 2.7 Figure 4. Supply Voltage Rejection versus Frequency ( V = 500 mV IN RMS SVR (dB 0.05 0.5 6/10 1 Figure 5. Clipping Level versus Supply Voltage 3.5 3.3 3.1 2.9 2 ...
Page 7
... PIN CONFIGURATIONS (SDIP24 Package) Figure 6. Audio IN Pins 4-5-6-7-8-9 16-17-18-19-20 ( Figure 7. ADDR Figure 10. TYPICAL APPLICATION (SDIP24 Package) +10V Left Inputs Output Output Figure 8. Audio OUT Matrix Point Figure 9. Bus Inputs (SDA, SCL) to CMOS 100nF C11 9 2 C12 10 L C13 11 R C14 (R) x out ...
Page 8
... TEA6422 PACKAGE MECHANICAL DATA 24 PINS - PLASTIC SHRINK Figure 11. 24-Pin Shrink Plastic Dual In Line Package 8/ Stand-off Gage Plane SDIP24 mm Dim. Min Typ Max Min A 5.08 A1 0.51 0.020 A2 3.05 3.30 4.57 0.120 0.130 0.180 0.014 B 0.36 0.46 0. 0.76 1.02 1.14 0.030 0.040 0.045 ...
Page 9
... PACKAGE MECHANICAL DATA 28 PINS - PLASTIC MICROPACKAGE Figure 12. 28-Pin Plastic Small Outline Package, 300-mil Width mm Dim. Min Typ Max A 2.35 2.65 0.0926 A1 0.10 0.30 0.0040 B 0.33 0.51 0.013 C 0.23 0.32 0.0091 D 17.70 18.10 0.6969 E 7.40 7.60 0.2914 e 1.27 H 10.01 10.64 0.394 h 0.25 ...
Page 10
... C Components by STMicroelectronics conveys a license under the Philips system is granted provided that the system conforms to the I Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain 10/10 2003 STMicroelectronics - All Rights Reserved Standard Specification as defined by Philips. ...