DS21554L Maxim Integrated Products, DS21554L Datasheet - Page 33

IC TXRX E1 1-CHIP 5V 100-LQFP

DS21554L

Manufacturer Part Number
DS21554L
Description
IC TXRX E1 1-CHIP 5V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21554L

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
Remote and AIS Alarm Detector / Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21554L
Manufacturer:
TI
Quantity:
299
Part Number:
DS21554L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554L
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21554L+
Manufacturer:
Maxim
Quantity:
127
Part Number:
DS21554L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LB
Manufacturer:
DALLAS
Quantity:
7 214
Part Number:
DS21554LB
Manufacturer:
DALLASSEM
Quantity:
423
Part Number:
DS21554LB
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LB+
Manufacturer:
Maxim
Quantity:
90
Part Number:
DS21554LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LBN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
RCR2: RECEIVE CONTROL REGISTER 2 (Address = 11 Hex)
SYMBOL
(MSB)
Sa8S
RBCS
RESE
Sa8S
Sa7S
Sa6S
Sa5S
Sa4S
POSITION
Sa7S
RCR2.7
RCR2.6
RCR2.5
RCR2.4
RCR2.3
RCR2.2
RCR2.1
RCR2.0
Sa6S
Sa8 Bit Select. Set to one to have RLCLK pulse at the Sa8 bit position;
set to zero to force RLCLK low during Sa8 bit position. See Section
for timing details.
Sa7 Bit Select. Set to one to have RLCLK pulse at the Sa7 bit position;
set to zero to force RLCLK low during Sa7 bit position. See Section
for timing details.
Sa6 Bit Select. Set to one to have RLCLK pulse at the Sa6 bit position;
set to zero to force RLCLK low during Sa6 bit position. See Section
for timing details.
Sa5 Bit Select. Set to one to have RLCLK pulse at the Sa5 bit position;
set to zero to force RLCLK low during Sa5 bit position. See Section
for timing details.
Sa4 Bit Select. Set to one to have RLCLK pulse at the Sa4 bit position;
set to zero to force RLCLK low during Sa4 bit position. See Section
for timing details.
Receive-Side Backplane Clock Select.
0 = if RSYSCLK is 1.544 MHz
1 = if RSYSCLK is 2.048/4.096/8.192 MHz
Receive-Side Elastic Store Enable.
0 = elastic store is bypassed
1 = elastic store is enabled
Not Assigned. Should be set to zero when written.
Sa5S
33 of 124
NAME AND DESCRIPTION
Sa4S
RBCS
RESE
(LSB)
18.1
18.1
18.1
18.1
18.1

Related parts for DS21554L