SAK-C167CR-4RM

Manufacturer Part NumberSAK-C167CR-4RM
Description16 Bit Single-Chip Microcontroller
ManufacturerInfineon Technologies AG
SAK-C167CR-4RM datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
Page 63/74

Download datasheet (2Mb)Embed
PrevNext
General Notes For The Following Timing Figures
These standard notes apply to all subsequent timing figures. Additional individual notes
are placed at the respective figure.
1)
The falling edge of signals RD and WR/WRH/WRL/WrCS is controlled by the Read/Write delay feature (bit
BUSCON.RWDCx).
2)
A bus cycle is extended here, if MCTC waitstates are selected or if the READY input is sampled inactive.
3)
A bus cycle is extended here, if an MTTC waitstate is selected.
CLKOUT
Normal ALE
tc
10
Extended ALE
CSxL
tc
10
A23-A0
BHE, CSxE
WRL, WRH,
WR, WrCS
D15-D0
Figure 15
Demultiplexed Bus, Write Access
Data Sheet
Normal ALE Cycle
tc
11
tc
10
Extended ALE Cycle
tc
10
tc
tc
11
11
tc
10
Valid
tc
13
tc
12
1)
tc
10
tc
21
59
C167CR
C167SR
tc
11
tc
17
tc
19
tc
20
tc
18
Data OUT
2)
3)
MCTC
MTTC
V3.2, 2001-07
MCT04416