MC68HC705C8ACS

Manufacturer Part NumberMC68HC705C8ACS
ManufacturerFreescale Semiconductor, Inc
MC68HC705C8ACS datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
Page 47/222

Download datasheet (3Mb)Embed
PrevNext
Freescale Semiconductor, Inc.
3.3.5 Condition Code Register
The condition code register (CCR) shown in
register whose three most significant bits are permanently fixed at 111.
The condition code register contains the interrupt mask and four bits that
indicate the results of prior instructions.
Read:
Write:
Reset:
H — Half-Carry Bit
The CPU sets the half-carry flag when a carry occurs between bits 3
and 4 of the accumulator during an add without carry (ADD) or add
with carry (ADC) operation. The half-carry bit is required for
binary-coded decimal (BCD) arithmetic operations. Reset has no
affect on the half-carry flag.
I — Interrupt Mask Bit
Setting the interrupt mask (I) disables interrupts. If an interrupt
request occurs while the interrupt mask is a logic 0, the CPU saves
the CPU registers on the stack, sets the interrupt mask, and then
fetches the interrupt vector. If an interrupt request occurs while the
interrupt mask is set, the interrupt request is latched. The CPU
processes the latched interrupt as soon as the interrupt mask is
cleared again.
A return-from-interrupt (RTI) instruction pulls the CPU registers from
the stack, restoring the interrupt mask to its cleared state. After a
reset, the interrupt mask is set and can be cleared only by a CLI,
STOP, or WAIT instruction.
MC68HC705C8A — Rev. 3
MOTOROLA
For More Information On This Product,
Bit 7
6
5
4
1
1
1
H
1
1
1
U
= Unimplemented
Figure 3-6. Condition Code Register (CCR)
Central Processor Unit (CPU)
Go to: www.freescale.com
Central Processor Unit (CPU)
CPU Registers
Figure 3-6
is an 8-bit
3
2
1
Bit 0
I
N
Z
C
1
U
U
U
U = Unaffected
Technical Data

Related parts for MC68HC705C8ACS

Part Number DescriptionManufacturer Datasheet
  MC68HC705P9CP Freescale Semiconductor, Inc
  MC68HC705K1CS HCMOS Microcontroller Unit Freescale Semiconductor, Inc
  MC68HC705C8CFN Freescale Semiconductor, Inc
  MC68HC705P6 Freescale Semiconductor, Inc
  MC68HC705J1A Freescale Semiconductor, Inc
  MC68HC705X32 Freescale Semiconductor, Inc
  MC68HC705C8ACFU Freescale Semiconductor, Inc
  MC68HC705C8P Freescale Semiconductor, Inc
  MC68HC705B16N Freescale Semiconductor, Inc
  MC68HC705JJ7CDWE Freescale Semiconductor, Inc
  MC68HC705JP7CDWE Freescale Semiconductor, Inc
  MC68HC705P9CDW Microcontrollers FREESCALE [Freescale Semiconductor, Inc]
  mc68hc705j2 8-bit Microcontroller Freescale Semiconductor, Inc
  mc68hc705v12 M68hc05-based Mcu Hc05 Freescale Semiconductor Freescale Semiconductor, Inc
  MC68HC705BD3 High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit FREESCALE [Freescale Semiconductor, Inc]