MC68HC705J1A

Manufacturer Part NumberMC68HC705J1A
ManufacturerMotorola
MC68HC705J1A datasheet
 

Specifications of MC68HC705J1A

CaseDIP-20L  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
Page 88/162:

Parallel Input/Output (I/O) Ports

Download datasheet (2Mb)Embed
PrevNext

Parallel Input/Output (I/O) Ports

Addr.
Register Name
Read:
Port A Data Register
$0000
(PORTA)
Write:
See page 89.
Reset:
Read:
Port B Data Register
$0001
(PORTB)
Write:
See page 92.
Reset:
Read:
Data Direction Register A
$0004
(DDRA)
Write:
See page 90.
Reset:
Read:
Data Direction Register B
$0005
(DDRB)
Write:
See page 93.
Reset:
Read:
Pulldown Register A
$0010
(PDRA)
Write:
See page 91.
Reset:
Read:
Pulldown Register B
$0011
(PDRB)
Write:
See page 94.
Reset:
Figure 6-1. Parallel I/O Port Register Summary
Technical Data
88
Bit 7
6
5
4
PA7
PA6
PA5
PA4
Unaffected by reset
0
0
PB5
PB4
Unaffected by reset
DDRA7
DDRA6
DDRA5
DDRA4
0
0
0
0
0
0
DDRB5
DDRB4
0
0
0
0
PDIA7
PDIA6
PDIA5
PDIA4
0
0
0
0
PDIB5
PDIB4
0
0
= Unimplemented

Parallel Input/Output (I/O) Ports

3
2
1
Bit 0
PA3
PA2
PA1
PA0
PB3
PB2
PB1
PB0
DDRA3
DDRA2
DDRA1
DDRA0
0
0
0
0
DDRB3
DDRB2
DDRB1
DDRB0
0
0
0
0
PDIA3
PDIA2
PDIA1
PDIA0
0
0
0
0
PDIB3
PDIB2
PDIB1
PDIB0
0
0
0
0
MC68HC705J1A — Rev. 4.0
MOTOROLA