UPD7225G00 Renesas Electronics Corporation., UPD7225G00 Datasheet

Page 1

PROGRAMMABLE LCD CONTROLLER/DRIVER The PD7225 is a software-programmable LCD (Liquid Crystal Display) controller/driver. The PD7225 can be serially interfaced with the CPU in a microcomputer and can directly drive 4-time division LCD. The PD7225 contains a segment ...

Page 2

PIN CONFIGURATION: (Top View) PD7225G00 52-pin plastic QFP (14 PD7225G01 52-pin plastic QFP (straight PD7225GC-AB6 52-pin plastic QFP ( CL2 1 /SYNC LC1 V 4 LC2 V 5 LC3 ...

Page 3

PD7225GB-3B7 56-pin plastic QFP ( S20 1 S21 2 S22 3 S23 4 S24 5 S25 6 S26 7 S27 8 S28 9 S29 10 S30 11 S31 12 CL1 Note ...

Page 4

BLOCK DIAGRAM S31 V LC1 V LC2 LCD TIMING V CONTROL LC3 /SYNC CL1 OSC CL2 /RESET /CS WRITE C, /D CONTROL /BUSY 4 S30 S29 LCD DRIVER DISPLAY DATA LATCH DATA SEGMENT MEMORY DECODER COMMAND/DATA ...

Page 5

PIN FUNCTIONS 1.1 SI (Serial Input) Input This pin is used for inputting serial data (commands/data). Data to be displayed as well as 19 different commands for controlling the operation of the PD7225 can be input to this pin. ...

Page 6

Figure 1-2. /SYNC Pin Status after Reset (/RESET = 1) 1 frame Static COM0 /SYNC Divie-by-2 time division COM0 /SYNC Divie-by-3 time division COM0 /SYNC Divie-by-4 time division COM0 /SYNC 1.7 /RESET Input This is an active low reset input ...

Page 7

V DD Positive power supply pin. Either pin 7 or pin 33 can be used. 1. GND pin. Data Sheet S14308EJ6V1DS PD7225 7 ...

Page 8

INTERNAL SYSTEM CONFIGURATION 2.1 Serial Interface The serial interface consists of an 8-bit serial register and a 3-bit SCK counter. The serial register clocks in the serial data from the SI pin at the rising edge of /SCK. At ...

Page 9

Decode data Specifies 7-segment decoder When displaying the output of the segment decoder (display data) on the LCD, use an LCD configured as shown in Figure 2-1 or Figure 2-2. If another type of LCD is ...

Page 10

When configuring the LCD for divide-by-4 time division mode, connect as follows: SEGn SEGn + COM0 COM2 SEGn : SEGn + ...

Page 11

The 14-segment type LCD can be used only in the divide-by-4 time division mode. For the 14-segment LCD type, connect segments and commons as follows: SEGn + 3 SEGn + 2 SEGn + 1 SEGn ...

Page 12

Data memory Divide-by-3 Data Display time division (HEX) pattern Figure 2-3. ...

Page 13

Figure 2-4. 14-Segment LCD A Data memory Display Display Data (HEX) pattern pattern N+3 N+2 N ...

Page 14

Data Memory/Data Pointer The data memory is a memory which stores display data (32 immediate data, etc., is written to the data memory Bit the data memory, either data from the serial register ...

Page 15

Divide-by-3 time division The contents of the 8 bits of the serial register of the segment decoder output (8 bits) are written to bits 0, 1, and 2 of each address. In this case, 0 will be automatically written ...

Page 16

All bits of each address are effective. After the data is written, the data pointer points to address The segment decoder output written to the data memory corresponds to segments ( DP) shown in Figure ...

Page 17

Blinking Data Memory The blinking data memory stores blinking data used to control display on/off operation (blinking). operation can be performed in segment units. Each bit in blinking data memory corresponds to a bit in the data memory; if ...

Page 18

FRAME FREQUENCY AND BLINKING FREQUENCY SETTING 3.1 Frame Frequency Setting The frame frequency is set according to M1, M0 (number of time-divisions setting), and F1, F0 (frequency division ratio) as indicated in the figure below. Figure 3-1. Frame Frequency ...

Page 19

LCD DRIVE POWER SUPPLY PIN VOLTAGE SETTING The bias method for setting the LCD drive power supply pin allows a different voltage to be supplied to each pin. Static 1/2 bias 1/3 bias Remark V : LCD voltage LCD ...

Page 20

Divide-by-3, -4 time division (1/3 bias LC1 PD7225 LC2 LC3 LCD 3(V DD GND Data Sheet S14308EJ6V1DS ...

Page 21

CLOCK CIRCUIT The clock oscillator can be configured by connecting a resistor (R) across the CL1 and CL2 clock pins. When using the external clock, CL1 can be used to input the external clock (CL2: Open). Figure 5-1. External ...

Page 22

RESET FUNCTION When a low level of 12 clock cycles or more is input to the /RESET pin, the PD7225 will be reset to the following conditions: • This condition is the same as when M2 • Display data ...

Page 23

SERIAL DATA INPUT Serial data is input to the SI pin with MSB first in synchronization with the serial clock in 8-bits units. When /CS is set to low, the PD7225 sets the /BUSY to low (this initializes the ...

Page 24

COMMAND 8.1 MODE SET This command sets the number of time divisions for the LCD display static drive or the time-division drive, bias method, and frame frequency. (1) M1 and M0 ...

Page 25

UNSYNCHRONIZED TRANSFER This command controls display data modification. After this command is executed, display data is modified at the rising edge of the /CS pin. 8.4 PAUSE TRANSFER This ...

Page 26

DISPLAY OFF When this command is executed, the relationship of all common drive signals and segment drive signals enters the non-select state result, the display is turned off. Transferring display data from ...

Page 27

AND DATA MEMORY This command ANDs the contents of the data memory addressed by the data pointer and immediate data D3-D0, and stores the result to the data memory, then increments ...

Page 28

DISPLAY OUTPUT The following describes the serial data organization, display data organization in the data memory, segment drive signal, and common drive signal when the display is active in the static and divide-by-2, -3, -4 time division modes. 9.1 ...

Page 29

Segment and common drive signals SEGn, SEGn + 2 SEGn + 6 SEGn + 1, SEGn + 7 COM0 COM0 SEGn + 1 COM0 SEGn Data Sheet S14308EJ6V1DS PD7225 V LC0 V LC3 V LC0 V LC3 V LC0 ...

Page 30

Divide-by-2 Time Division When displaying just the digit “6” in the divide-by-2 time division mode: (1) Serial data organization: F5 (2) Display data organization in the data memory Bit (3) Power supply (1/2 bias LC0 DD ...

Page 31

Segment and common drive signals SEGn SEGn + 1 SEGn + 2 SEGn + 3 COM0 COM1 COM0 SEGn + 3 COM1 SEGn Data Sheet S14308EJ6V1DS PD7225 V LC0 ...

Page 32

Divide-by-3 Time Division When displaying the digit “6.” in the divide-by-3 time division mode: (1) Serial data organization • Without segment decoder : • With segment decoder : 06 (However, the floating point is set to “1” by command.) ...

Page 33

Segment and common drive signals SEGn SEGn + 1 SEGn + 2 COM0 COM1 COM2 COM1 SEGn + 2 COM2 SEGn + ...

Page 34

Divide-by-4 Time Division When displaying the digit “6.” in the divide-by-4 time division mode: (1) Serial data organization • Without segment decoder : • With segment decoder : 06 (However, the floating point is set to “1” by command.) ...

Page 35

Segment and common drive signals t7 t0 SEGn SEGn + 1 COM0 COM3 COM1 COM2 COM0 SEGn + 1 COM1 SEGn Data Sheet S14308EJ6V1DS PD7225 V LC0 V LC1 ...

Page 36

ELECTRICAL CHARACTERISTICS Absolute Maximum Rating ( Item Symbol Power supply voltage V DD Input voltage V Output voltage V Operating ambient temperature T Storage temperature T stg Caution If the absolute maximum rating of even ...

Page 37

DC Characteristics ( + Item Symbol High level input voltage V IH Low level input voltage V IL High level output voltage V OH Low level output voltage V OL1 V OL2 Output short-circuit ...

Page 38

AC Characteristics ( + Item Symbol Operating frequency f C Oscillation frequency f OSC High level clock pulse width t WHC Low level clock pulse width t WLC /SCK frequency t CYK High level ...

Page 39

AC Characteristics ( + Item Symbol Operating frequency f C Oscillation frequency f OSC High level clock pulse width t WHC Low level clock pulse width t WLC /SCK frequency t CYK High level ...

Page 40

Timing Wave-Form CL1 t DCSB /CS Note 1 /BUSY 0 HBK Note 2 /SCK Note Notes 1. V 0.5 V when 0.8 V when V = 2.7 ...

Page 41

Typical Characteristic Curve ( External resistor and oscillation frequency 200 100 100 200 External resistor R (k ohms) Power supply voltage and operating current CL2 ...

Page 42

PACKAGE DRAWINGS PD7225G00 52 PIN PLASTIC QFP (14x14 NOTES 1. Controlling dimension 2. Each lead centerline is located within 0. its true position (T.P.) at maximum ...

Page 43

PD7225G01 52-PIN PLASTIC QFP (STRAIGHT) (14x14 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition ...

Page 44

PD7225GB-3B7 56-PIN PLASTIC QFP (10x10 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition ...

Page 45

PD7225GC-AB6 52 PIN PLASTIC QFP (14 14 NOTE Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition ...

Page 46

RECOMMENDED SOLDERING CONDITIONS When mounting the PD7225 by soldering, soldering should be performed under the following recommended conditions. Should other than recommended conditions be used, consult with our sales personnel. Surface Mount Type PD7225G00 : 52-pin plastic QFP (14 ...

Page 47

NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation ...

Page 48

The information in this document is current as of May, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications ...