MC14569BCP Motorola, MC14569BCP Datasheet

no-image

MC14569BCP

Manufacturer Part Number
MC14569BCP
Description
Programmable divide-by-N dual 4-bit binary/BCD down counter
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC14569BCP
Quantity:
252
Part Number:
MC14569BCP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC14569BCPG
Manufacturer:
ON Semiconductor
Quantity:
79
Part Number:
MC14569BCPG
Manufacturer:
ON/安森美
Quantity:
20 000
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Programmable Divide-By-N
Dual 4-Bit Binary/BCD
Down Counter
down counter constructed with MOS P–channel and N–channel enhance-
ment mode devices (complementary MOS) in a monolithic structure.
comparator/counter in frequency synthesizers, phase–locked loops, and
other frequency division applications requiring low power dissipation and/or
high noise immunity.
* Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:
REV 3
1/94
MAXIMUM RATINGS*
V in , V out
Symbol
MOTOROLA CMOS LOGIC DATA
I in , I out
The MC14569B is a programmable divide–by–N dual 4–bit binary or BCD
This device has been designed for use with the MC14568B phase
Motorola, Inc. 1995
V DD
Speed–up Circuitry for Zero Detection
Each 4–Bit Counter Can Divide Independently in BCD or Binary Mode
Can be Cascaded With MC14568B, MC14522B or MC14526B for
Frequency Synthesizer Applications
All Outputs are Buffered
Schmitt Triggered Clock Conditioning
T stg
P D
T L
Plastic “P and D/DW” Packages: – 7.0 mW/ _ C From 65 _ C To 125 _ C
Ceramic “L” Packages: – 12 mW/ _ C From 100 _ C To 125 _ C
CTL = Low for Binary Count
CTL = High for BCD Count
DC Supply Voltage
Input or Output Voltage (DC or Transient)
Input or Output Current (DC or Transient),
per Pin
Power Dissipation, per Package†
Storage Temperature
Lead Temperature (8–Second Soldering)
(Voltages Referenced to V SS )
Parameter
FEEDBACK
CASCADE
CLOCK
9
7
3
P0 P1 P2 P3
COUNTER #1
BINARY/BCD
4
– 0.5 to V DD + 0.5
– 0.5 to + 18.0
BLOCK DIAGRAM
– 65 to + 150
5
Value
500
260
6
10
ZERO DETECT ENCODER
CTL 1 CTL 2
2
CLOCK
LOAD
Unit
mW
mA
10
_ C
_ C
V
V
11
P4 P5 P6 P7
COUNTER #2
BINARY/BCD
12
T A = – 55 to 125 C for all packages.
13
ORDERING INFORMATION
MC14XXXBCP
MC14XXXBCL
MC14XXXBDW
MC14569B
14
V DD = PIN 16
V SS = PIN 8
15
1 ZERO
Q
DETECT
DW SUFFIX
CASE 751G
CERAMIC
CASE 620
CASE 648
L SUFFIX
P SUFFIX
PLASTIC
Plastic
Ceramic
SOIC
SOIC
MC14569B
1

Related parts for MC14569BCP

MC14569BCP Summary of contents

Page 1

... Ceramic “L” Packages: – From 100 125 _ C CTL = Low for Binary Count CTL = High for BCD Count 9 CLOCK CASCADE 7 FEEDBACK REV 3 1/94 MOTOROLA CMOS LOGIC DATA Motorola, Inc. 1995 Value Unit – 0 18.0 V – ...

Page 2

... Adc 5.0 7.5 — — pF 0.005 5.0 — 150 Adc 0.010 10 — 300 0.015 20 — 600 Adc ( out ) MOTOROLA CMOS LOGIC DATA ...

Page 3

... Clock Pulse Rise and Fall Time #Data labelled “Typ” is not to be used for design purposes but is intended as an indication of the IC’s potential performance CLOCK CLOCK ZERO DETECT MOTOROLA CMOS LOGIC DATA ( pF Vdc Vdc Symbol Symbol t TLH 5 ...

Page 4

... MC14569B is used alone, Cascade Feedback must be con- nected DETECT CASCADE 5.0 V FEEDBACK + 100 PIN ASSIGNMENT ZERO CTL1 CTL CLOCK MOTOROLA CMOS LOGIC DATA ...

Page 5

... Counter #2 Binary Output (Always Low) MOTOROLA CMOS LOGIC DATA Divide Ratio CTL 2 Zero Detect 0 256 1 160 0 160 1 100 (CTL 1 = Low, CTL 2 = Low, Cascade Feedback = High) Divide Ratio Zero Detect P2 P1 ...

Page 6

... 150 150                159 159 Counter #1 BCD Comments Comments Max Count Illegal State Min Count Q Output Active Bit Value Counting Sequence MOTOROLA CMOS LOGIC DATA ...

Page 7

... Counter #2 BCD Output (Always Low) MOTOROLA CMOS LOGIC DATA (CTL 1 = Low, CTL 2 = High, Cascade Feedback = High) Divide Ratio Zero Detect 160 160 ...

Page 8

... Counter #1 BCD TIMING DIAGRAM MC14569B Comments Comments Max Count illegal state Min Count Q Output Active Bit Value Counting Sequence MOTOROLA CMOS LOGIC DATA ...

Page 9

... CTL 2 MOTOROLA CMOS LOGIC DATA LOGIC DIAGRAM ...

Page 10

... DP0 – – – – – – DP3 VCO MC14011 CF C (Channel Spacing 10 kHz) Q4 Q1/C2 MC14568B “0” PE “0” DP0 – – – – – – DP3 f out MSD f out (144 – 146 MHz MIXER CRYSTAL OSCILLATOR (143.5 MHz) MOTOROLA CMOS LOGIC DATA ...

Page 11

... 0.25 (0.010 –A– 0.25 (0.010) M MOTOROLA CMOS LOGIC DATA OUTLINE DIMENSIONS L SUFFIX CERAMIC DIP PACKAGE CASE 620–10 ISSUE V –B– 0.25 (0.010 SUFFIX PLASTIC DIP PACKAGE CASE 648– ...

Page 12

... Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur ...

Related keywords