SP505ACF-L Exar Corporation, SP505ACF-L Datasheet
SP505ACF-L
Related parts for SP505ACF-L
SP505ACF-L Summary of contents
Page 1
WAN Multi-Mode Serial Transceiver +5V Only Operation Seven (7) Drivers and Seven (7) Receivers Driver and Receiver Tri-state Control Internal Transceiver Termination Resistors for V.11 and V.35 Protocols Loopback Self-Test Mode Software Selectable Protocol Selection Interface Modes Supported: RS-232 ...
Page 2
ABSOLUTE MAXIMUM RATINGS These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions ...
Page 3
... Open Circuit Voltage Test Terminated Voltage +2.0 0.5V Balance Offset Short-Circuit Current Power-Off Current AC Parameters Outputs Transition Time Propagation Delay t PHL t PLH Differential Skew Max.Transmission Rate SP505ACF SP505BCF 16.4 V.11 RECEIVER DC Parameters Inputs Common Mode Range Sensitivity Date: 02/24/05 ELECTRICAL CHARACTERISTICS TYP. MAX. UNITS 230 kbps +6.0 Volts Volts ...
Page 4
... SP505ACF SP505BCF 16.4 V.35 RECEIVER DC Parameters Inputs Sensitivity Source Impedance Short-Circuit Impedance AC Parameters Propagation Delay t PHL t PLH Differential Skew Max.Transmission Rate SP505ACF SP505BCF 16.4 TRANSCEIVER LEAKAGE CURRENTS Driver Output 3-State Current Rcvr Output 3-State Current Date: 02/24/05 ELECTRICAL CHARACTERISTICS TYP. MAX. UNITS +3.25 mA +60. kΩ ...
Page 5
T = +25°C and V = +5.0V unless otherwise noted PARAMETER DRIVER DELAY TIME BETWEEN ACTIVE MODE AND TRI-STATE MODE RS-232/V. Tri-state to Output LOW PZL t ; Tri-state to Output HIGH PZH t ; Output ...
Page 6
T = +25°C and V = +5.0V unless otherwise noted PARAMETER RS-422/V. Tri-state to Output LOW PZL t ; Tri-state to Output HIGH PZH t ; Output LOW to Tri-state PLZ t ; Output HIGH to ...
Page 7
A C Figure 1. V.28 Driver Output Open Circuit Voltage A 7kΩ C Figure 3. V.28 Driver Output Slew Rate Figure 5. V.28 Driver Output Power-Off Impedance Date: 02/24/ Figure 2. V.28 ...
Page 8
A C Figure 7. V.28 Receiver Input Impedance A 3.9kΩ C Figure 9. V.10 Driver Output Open-Circuit Voltage A C Figure 11. V.10 Driver Output Short-Circuit Current Date: 02/24/ ±15V Figure 8. V.28 Receiver Input Open Circuit Bias ...
Page 9
A 450Ω C Figure 13. V.10 Driver Output Transition Time V.10 RECEIVER –10V –3V +3V Maximum Input Current versus Voltage –3.25mA Figure 15. V.10 Receiver Input IV Graph Figure 17. V.11 Driver Output Test Terminated ...
Page 10
Figure 19. V.11 Driver Output Power-Off Current A Oscilloscope B C Figure 21. V.11 Driver Output Rise/Fall Time Date: 02/24/05 xa ±0.25V ±0.25V xb ...
Page 11
A I 100Ω to 150Ω 100Ω to 150Ω Figure 23. V.11 Receiver Input Current w/ Termination Figure 26. V.35 Driver Output Offset Voltage Date: 02/24/ [mA] = ...
Page 12
Figure 28. V.35 Driver Output Short-Circuit Impedance Figure 30. V.35 Receiver Input Source Impedance Any one of the two conditions for disabling the driver +5V CC ...
Page 13
S 500Ω Output Under Test Figure 34. Driver Timing Test Load Circuit +3V DRIVER INPUT 0V B DRIVER OUTPUT A + DIFFERENTIAL V O OUTPUT 0V – – ...
Page 14
DEC +3V X RCVR 0V ENABLE 5V RECEIVER OUT RECEIVER OUT 0V Figure 39. Receiver Enable and Disable Times +3V DEC or Tx_Enable OUT V OL +3V DEC or Tx_Enable X 0V ...
Page 15
Figure 41. Typical V.28 Driver Output Waveform Figure 43. Typical V.11 Driver Output Waveform Date: 02/24/ INPUT - 0V OUTPUT Figure 42. Typical V.10 Driver Output Waveform INPUT - 0V A OUT B OUT - 0V DIFF OUT ...
Page 16
PINOUT… RxD 1 SDEN 2 TREN 3 RSEN 4 LLEN 5 TTEN 6 SCTEN 7 LATCH 8 DEC 9 3 DEC 10 2 DEC 11 SP505 1 DEC 12 0 DTR 13 TxD 14 TxC 15 RTS ...
Page 17
Pin 45 — RL(b) — Remote Loopback; analog output, non-inverted; sourced from RL. Pin 47 — RL(a) — Remote Loopback; analog output inverted; sourced from RL. Pin 49— LL(b) — Local Loopback; analog output, non-inverted; sourced from LL. Pin 51 ...
Page 18
FEATURES… The SP505 is a highly integrated serial trans- ceiver that allows software control of its inter- face modes. Similar to the SP504, the SP505 offers the same hardware interface modes for RS-232 (V.28), RS-422A (V.11), RS-449, RS- 485, V.35, ...
Page 19
Phase 2 (±10V) — V transfer — Phase two of the clock con- SS nects the negative terminal of C storage capacitor and the positive terminal ground, and transfers the generated –l0V or the generated –5V to ...
Page 20
Drivers The SP505 has seven (7) enhanced independent drivers. Control for the mode selection is done via a four–bit control word. The drivers are prearranged such that for each mode of opera- tion, the relative position and functionality of the ...
Page 21
As the operating mode of the receivers is changed, the electrical characteris- tics will change to support the requirements of clock, data, and control line receivers. Table 2 shows the mode of each receiver in the different interface ...
Page 22
All receivers include a fail-safe feature that outputs a logic "1" when the receiver inputs are open. The differential receivers allocated for data and clock signals (RxD, RxC, and SCT) have advanced fail-safe that outputs a logic "1" when the ...
Page 23
SP505 Driver Mode Selection Pin Label Mode: RS232 DEC – DEC 0000 0010 3 0 SD(a) tri-state V.28 SD(b) tri-state tri-state TR(a) tri-state V.28 TR(b) tri-state tri-state tri-state RS(a) tri-state V.28 RS(b) tri-state tri-state tri-state RL(a) tri-state V.28 RL(b) tri-state ...
Page 24
PINOUT FOR V PINS) CC +5V 10µF RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 CS(b) 67 DM(a) 68 DSR 78 DM (b) 69 RR(a) 35 DCD 19 RR(b) 36 IC(a) ...
Page 25
RD(a) 70 RxD 1 RT(a) 37 RxC 20 CS(a) 66 CTS 80 DM(a) 68 DSR 78 RR(a) 35 DCD 19 IC( SCT(a) 76 SCT 79 SCTEN 7 Figure 53. Mode Diagram — RS-232 Date: 02/24/05 MODE: RS-232 ...
Page 26
RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 DM(a) 68 DSR 78 RR(a) 35 DCD 19 IC( SCT(a) 76 SCT 79 SCTEN 7 SCT(b) 77 Figure 54. Mode Diagram ...
Page 27
RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 CS(b) 67 DM(a) 68 DSR 78 DM(b) 69 RR(a) 35 DCD 19 RR(b) 36 IC( IC(b) 40 SCT(a) 76 SCT 79 ...
Page 28
RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 CS(b) 67 DM(a) 68 DSR 78 DM(b) 69 RR(a) 35 DCD 19 RR(b) 36 IC( SCT(a) 76 SCT 79 SCTEN 7 ...
Page 29
MODE: RS-422 DEC RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 CS(b) 67 DM(a) 68 DSR 78 DM(b) 69 RR(a) 35 DCD 19 RR(b) 36 IC( IC(b) 40 SCT(a) ...
Page 30
DEC RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 CS(b) 67 DM(a) 68 DSR 78 DM(b) 69 RR(a) 35 DCD 19 RR(b) 36 IC( SCT(a) 76 SCT 79 SCTEN ...
Page 31
RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 CS(b) 67 DM(a) 68 DSR 78 RR(a) 35 DCD 19 RR(b) 36 IC( SCT(a) 76 SCT 79 SCTEN 7 SCT(b) 77 ...
Page 32
RD(a) 70 RxD 1 RD(b) 71 RT(a) 37 RxC 20 RT(b) 38 CS(a) 66 CTS 80 DM(a) 68 DSR 78 RR(a) 35 DCD 19 IC( SCT(a) 76 SCT 79 SCTEN 7 SCT(b) 77 Figure 60. Mode Diagram ...
Page 33
LOOPBACK MODE... The SP505 is equipped with two loopback modes. Single-ended loopback internally connects V.28 driver outputs to V.28 receiver inputs. The signal path is non-inverting and will support data rates up to 120kbps. The propaga- tion delay times are ...
Page 34
PACKAGE: 80 PIN MQFP PIN 80–PIN MQFP DIMENSIONS JEDEC MS-22 Minimum/Maximum (BEC) Variation (mm) SYMBOL MIN A A1 0.00 A2 1. ...
Page 35
... Model SP505ACF ........................................................................ 0°C to +70°C ...................................................... 80–pin JEDEC (BE-2 Outline) MQFP Now available in Lead Free. To order ad "-L" to the part number. Example: SP488/TR= Normal, SP488TR-L = Lead Free Corporation ANALOG EXCELLENCE Sipex Corporation Headquarters and Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 ...