AM29LV001BB-45REI Advanced Micro Devices, AM29LV001BB-45REI Datasheet
AM29LV001BB-45REI
Available stocks
Related parts for AM29LV001BB-45REI
AM29LV001BB-45REI Summary of contents
Page 1
PRELIMINARY Am29LV001B 1 Megabit (128 K x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory DISTINCTIVE CHARACTERISTICS Single power supply operation — Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications — Regulated voltage range: ...
Page 2
GENERAL DESCRIPTION The Am29LV001B Mbit, 3.0 Volt-only Flash memory device organized as 131,072 bytes. The Am29LV001B has a boot sector architecture. The device is offered in 32-pin PLCC and 32-pin TSOP packages. The byte-wide (x8) data appears ...
Page 3
PRODUCT SELECTOR GUIDE Family Part Number Regulated Voltage Range: V Speed Options Full Voltage Range: V Max access time ACC Max CE# access time Max OE# access time Note: ...
Page 4
CONNECTION DIAGRAMS A11 A13 4 5 A14 WE RESET# A16 10 A15 11 A12 OE# 2 A10 CE# ...
Page 5
PIN CONFIGURATION A0–A16 = 17 addresses DQ0–DQ7 = 8 data inputs/outputs CE# = Chip enable OE# = Output enable WE# = Write enable RESET# = Hardware reset pin, active low V = 3.0 volt-only single power supply CC (see Product ...
Page 6
... Am29LV001B T -45R Valid Combinations Am29LV001BT-45R, Am29LV001BB-45R, Am29LV001BT-55, Am29LV001BB-55, Am29LV001BT-70, Am29LV001BB-70, Am29LV001BT-90, Am29LV001BB-90 OPTIONAL PROCESSING Blank = Standard Processing B = Burn-in (Contact an AMD representative for more information) TEMPERATURE RANGE C = Commercial (0°C to +70° Industrial (–40°C to +85° Extended (– ...
Page 7
DEVICE BUS OPERATIONS This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register it- self does not occupy any addressable memory loca- tion. The register is composed ...
Page 8
DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the Autoselect Mode and Autoselect Command Sequence sections for more information the DC Characteristics table represents the ...
Page 9
Table 2. Am29LV001B Top Boot Sector Architecture Sector A16 SA0 0 SA1 0 SA2 0 SA3 0 SA4 1 SA5 1 SA6 1 SA7 1 SA8 1 SA9 1 Table 3. Am29LV001B Bottom Boot Sector Architecture Sector A16 SA0 0 ...
Page 10
... address pin ID A9. Address pins A6, A1, and A0 must be as shown in Description CE# Manufacturer ID: AMD L Device ID: Am29LV001BT L (Top Boot Block) Device ID: Am29LV001BB L (Bottom Boot Block) Sector Protection Verification Logic Low = Logic High = V IL Sector Protection/Unprotection The hardware sector protection feature disables both program and erase operations in any sector ...
Page 11
START PLSCNT = 1 RESET Wait First Write Temporary Sector Cycle = 60h? Unprotect Mode Yes Set up sector address Sector Protect: Write 60h to sector address with ...
Page 12
START RESET (Note 1) Perform Erase or Program Operations RESET Temporary Sector Unprotect Completed (Note 2) Notes: 1. All protected sectors unprotected. 2. All previously protected sectors are protected once again. Figure 2. Temporary Sector Unprotect ...
Page 13
Reset Command Writing the reset command to the device resets the de- vice to reading array data. Address bits are don’t care for this command. The reset command may be written between the se- quence cycles in an erase command ...
Page 14
Characteristics” for parameters, and to Figure 15 for timing diagrams. Write Program Command Sequence from System Embedded Program algorithm in progress Verify Data? No Increment Address Last Address? Programming Note: See Table 5 for program command sequence. Figure 3. Program ...
Page 15
The Sector Erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity. When the Embedded Erase algorithm is complete, the device returns to ...
Page 16
Table 5. Am29LV001B Command Definitions Command Sequence (Note 1) Addr Read (Note Reset (Note 6) 1 XXX Manufacturer ID 4 555 Device ID, Top Boot Block 4 555 Device ID, Bottom Boot Block Sector Protect 4 555 ...
Page 17
WRITE OPERATION STATUS The device provides several bits to determine the sta- tus of a write operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 6 and the following subsections describe the functions of these bits. DQ7, and DQ6 each offer ...
Page 18
DQ6: Toggle Bit I Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any ...
Page 19
START Read DQ7–DQ0 Read DQ7–DQ0 (Note 1) No Toggle Bit = Toggle? Yes No DQ5 = 1? Yes Read DQ7–DQ0 Twice (Notes 1, 2) Toggle Bit No = Toggle? Yes Program/Erase Operation Not Complete, Write Operation Complete Reset Command Notes: ...
Page 20
Operation Embedded Program Algorithm Standard Mode Embedded Erase Algorithm Reading within Erase Suspended Sector Erase Suspend Reading within Non-Erase Mode Suspended Sector Erase-Suspend-Program Notes: 1. DQ5 switches to ‘1’ when an Embedded Program or Embedded Erase operation has exceeded the ...
Page 21
ABSOLUTE MAXIMUM RATINGS Storage Temperature Plastic Packages . . . . . . . . . . . . . . . – +150 C Ambient Temperature with Power Applied ...
Page 22
DC CHARACTERISTICS CMOS Compatible Parameter Description I Input Load Current Input Load Current LIT I Output Leakage Current LO V Active Read Current CC I CC1 (Note 1) V Active Write Current CC I CC2 (Notes 2 ...
Page 23
DC CHARACTERISTICS (Continued) Zero Power Flash 500 1000 Note: Addresses are switching at 1 MHz Figure 9. I Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 ...
Page 24
TEST CONDITIONS Device Under Test C L 6.2 k Note: Diodes are IN3064 or equivalent Figure 11. Test Setup KEY TO SWITCHING WAVEFORMS WAVEFORM Don’t Care, Any Change Permitted 3.0 V 1.5 V Input 0.0 V Figure 12. Input Waveforms ...
Page 25
AC CHARACTERISTICS Read Operations Parameter JEDEC Std. Description t t Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV Output Enable to Output ...
Page 26
AC CHARACTERISTICS Hardware Reset (RESET#) Parameter JEDEC Std. Description RESET# Pin Low (During Embedded t READY Algorithms) to Read or Write (See Note) RESET# Pin Low (NOT During Embedded t READY Algorithms) to Read or Write (See Note) t RESET# ...
Page 27
AC CHARACTERISTICS Erase/Program Operations Parameter JEDEC Std. Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time WLAX Data Setup Time DVWH ...
Page 28
AC CHARACTERISTICS Program Command Sequence (last two cycles Addresses 555h CE# t GHWL OE# WE Data VCS Notes program address program data ...
Page 29
AC CHARACTERISTICS Erase Command Sequence (last two cycles Addresses 2AAh CE# t GHWL OE WE Data t VCS V CC Note sector address (for Sector Erase Valid Address ...
Page 30
AC CHARACTERISTICS t RC Addresses VA t ACC OE# t OEH WE# DQ7 DQ0–DQ6 Note Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array ...
Page 31
AC CHARACTERISTICS Enter Erase Embedded Suspend Erasing Erase Erase Suspend WE# DQ6 DQ2 Note: The system can use OE# or CE# to toggle DQ2/DQ6. DQ2 toggles only when read at an address within an erase-suspended sector. Temporary Sector Unprotect Parameter ...
Page 32
AC CHARACTERISTICS RESET# SA, A6, A1, A0 Sector Protect/Unprotect Data 60h 1 µs CE# WE# OE# Note: For sector protect For sector unprotect ...
Page 33
AC CHARACTERISTICS Alternate CE# Controlled Erase/Program Operations Parameter JEDEC Std. Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVEL Address Hold Time ELAX Data Setup Time DVEH ...
Page 34
AC CHARACTERISTICS 555 for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# Notes: 1. Figure indicates the last two bus cycles of the program or erase command sequence ...
Page 35
ERASE AND PROGRAMMING PERFORMANCE Parameter Sector Erase Time Chip Erase Time Byte Programming Time Chip Programming Time (Note 3) Notes: 1. Typical program and erase times assume the following conditions 3 programming typicals assume checkerboard pattern. ...
Page 36
PHYSICAL DIMENSIONS PL 032 32-Pin Plastic Leaded Chip Carrier (measured in inches) .485 .447 .495 .453 .585 Pin 1 I.D. .595 .547 .553 .026 .032 TOP VIEW .009 .015 ...
Page 37
PHYSICAL DIMENSIONS* TS 032 32-Pin Standard Thin Small Outline Package (measured in millimeters) Pin 1 I.D. 1 1.20 MAX * For reference only. BSC is an ANSI standard for Basic Space Centering ...
Page 38
... Trademarks Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc. ExpressFlash is a trademark of Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies. ...