X25650 Xicor, X25650 Datasheet

no-image

X25650

Manufacturer Part Number
X25650
Description
Manufacturer
Xicor
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X25650
Quantity:
5 510
Part Number:
X25650
Manufacturer:
XILINX
0
Part Number:
X25650
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X25650AE
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X25650AF
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X25650S
Quantity:
124
Part Number:
X25650S
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X25650S8-2.5T1
Manufacturer:
XICOR
Quantity:
20 000
Company:
Part Number:
X25650S8I-2.5T1
Quantity:
2 561
Recommended System Management
Alternative: X5643
64K
FEATURES
• 5MHz clock rate
• Low Power CMOS
• 2.5V To 5.5V power supply
• SPI modes (0,0 & 1,1)
• 8K X 8 bits
• Block lock protection
• Programmable hardware write protection
• Built-in inadvertent write protection
• Self-timed write cycle
• High reliability
BLOCK DIAGRAM
REV 1.2 11/28/00
Direct Write
—<1µA standby current
—<5mA active current
—32 byte page mode
—Protect 1/4, 1/2 or all of EEPROM array
—In-circuit programmable ROM mode
—Power-up/down protection circuitry
—Write enable latch
—Write protect pin
—5ms write cycle time (typical)
—Endurance: 1,000,000 cycles
—Data retention: 100 years
—ESD protection: 2000V on all pins
and Block Lock
HOLD
5MHz SPI Serial EEPROM with Block Lock
SCK
WP
SO
CS
SI
Protection is a trademark of Xicor, Inc.
Command
Register
Decode
Control
Control
Timing
Status
Logic
Write
Logic
and
and
Protect
Write
Logic
www.xicor.com
X25650
• Packages
DESCRIPTION
The X25650 is a CMOS 65,536-bit serial EEPROM,
internally organized as 8K x 8. The X25650 features a
Serial Peripheral Interface (SPI) and software protocol,
allowing operation on a simple three-wire bus. The bus
signals are a clock input (SCK) plus separate data in
(SI) and data out (SO) lines. Access to the device is
controlled through a chip select (CS) input, allowing
any number of devices to share the same bus.
The X25650 also features two additional inputs that pro-
vide the end user with added flexibility. By asserting the
HOLD input, the X25650 will ignore transitions on its
inputs, thus allowing the host to service higher priority
interrupts. The WP input can be used as a hardwire input
to the X25650 disabling all write attempts to the status
register, thus providing a mechanism for limiting end user
capability of altering 0, 1/4, 1/2 or all of the memory.
The X25650 utilizes Xicor’s proprietary Direct Write
cell, providing a minimum endurance of 1,000,000
cycles and a minimum data retention of 100 years.
—8-lead SOIC
—14-lead SOIC
X Decode
Logic
128
Characteristics subject to change without notice.
64
64
32
Protection
Data Register
128 X 256
64 X 256
64 X 256
Y Decode
8Kbyte
Array
8
8K x 8 Bit
1 of 15

Related parts for X25650

Related keywords