MC145574 Motorola, MC145574 Datasheet
MC145574
Specifications of MC145574
Available stocks
Related parts for MC145574
MC145574 Summary of contents
Page 1
... ISDN S/T-Interface Transceiver MC145574 Coming through loud and clear. m MC145574/D REV 6 ...
Page 2
Freescale Semiconductor, Inc. This page intentionally left blank. For More Information On This Product, Go to: www.freescale.com ...
Page 3
... Freescale Semiconductor, Inc. MC145574 ISDN S/T-Interface Transceiver Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “ ...
Page 4
Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com ...
Page 5
... Freescale Semiconductor, Inc. MC145574 TABLE OF CONTENTS MC145574 ISDN S/T-INTERFACE TRANSCEIVER 1.1 INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
... Operation of Multiple MC145574s in TE Slave Mode 4.3.6.4 Independent Tx/Rx Frame Syncs 4 ...
Page 7
... Freescale Semiconductor, Inc. MC145574 TABLE OF CONTENTS 6.5.2 Master Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
... Freescale Semiconductor, Inc. MC145574 TABLE OF CONTENTS 8.1 INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8.2 NR0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
... MULTIFRAME INTERRUPTS IN AN NT–CONFIGURED MC145574 12.5 READING Q CHANNEL DATA FROM AN NT–CONFIGURED MC145574 12.6 WRITING Q CHANNEL DATA TO A TE–CONFIGURED MC145574 12.7 MULTIFRAME INTERRUPTS IN A TE–CONFIGURED MC145574 12.8 READING S SUBCHANNEL DATA FROM A TE–CONFIGURED MC145574 12.9 MULTIFRAMING IN GCI MODE 13.1 NT CONFIGURATIONS 13.1.1 NT Fixed or Adaptive Timing 13.1.2 NT Master or Slave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 10
... Freescale Semiconductor, Inc. MC145574 TABLE OF CONTENTS 15.5 IRQ3 NR3(3) — CHANGE IN Rx INFO STATE NR4(3) — ENABLE 15.6 IRQ6 NR3(1) — NT: FAR–END CODE VIOLATION (FECV) DETECTION TE: NOT APPLICABLE NR4(1) — ENABLE 15.7 GCI MODE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 11
... Differences in Section 10 20.1.3 Differences in Section 13.1.3.2 MC145574EVK ISDN S/T–INTERFACE TRANSCEIVER EVALUATION KIT A.1 INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 12
... Figure 18–6. D Channel Request Timing Figure 18–7. D Channel Grant Timing Figure 19–1. MC145574DW Pin Assignment (SOIC 28–Pin Package, Case 751F) Figure 19–2. MC145574PB Pin Assignment (TQFP 32–Pin Package, Case 873A) Figure A–1. Motorola Silicon Applications and the MC145574EVK Figure A–2. ...
Page 13
... Freescale Semiconductor, Inc. MC145574 LIST OF TABLES Table 3–1. NT Mode Transmission States Table 3–2. TE Mode Transmission States Table 4–1. IDL2 Clock Speeds Table 6–1. CLK1, CLK0 GCI Clock Selection Table 6–2. GCI Timeslot Assignment Table 6–3. M2, M1, and M0 Pins in GCI NT Master Mode Table 6– ...
Page 14
... Freescale Semiconductor, Inc. For More Information On This Product, Contents–x MC145574 Go to: www.freescale.com MOTOROLA ...
Page 15
... The SCP makes use of seven nibble registers, 16 byte registers and 10 overlay registers. Section description of the SCP. A per bit description of the nibble, byte, and overlay registers is provided in Sections 8, 9, and 10, respectively. When the MC145574 is configured equipped with five interrupt modes. When configured equipped with four interrupt modes. ...
Page 16
... Section 7 contains pin descriptions of the MC145574. The pin descriptions differentiate between the device configured for NT mode or TE mode of operation, and GCI and IDL2+SCP. As mentioned previously, the MC145574 is used for the transmission of two 64 kbps B channels and one 16 kbps D channel. Access to the B channels is determined by the network. The TEs gain access to the D channel in accordance with CCITT I ...
Page 17
... PACKAGING The MC145574 comes in the following packages: 28–Pin, 600 mil Wide, Plastic SOIC 32–Pin, 700 mil Square, TQFP The pin assignments for the MC145574 are described in Section 7. Package dimensions are in Section 19. For More Information On This Product, MOTOROLA DGRANT DREQUEST RxP RxN ...
Page 18
... Freescale Semiconductor, Inc. For More Information On This Product, 1–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 19
... NT and TE transceiv- ers. Figure 2–1 illustrates this wiring configuration. When using the MC145574 in this configuration, the NT must be in adaptive timing. This is accom- plished by holding the FIX pin low; i.e., connecting Refer to Section 6 for a more detailed description of this pin function. CCITT I.430, ETSI ETS 300012, and ANSI T1.605 specify that the S/T transceiver must be able to operate distance the point– ...
Page 20
... D2 TxP TxN RxP RxN TxP TxN RxP RxN MC145574 MC145574 TE TE Figure 2–2. Short Passive Bus D4 TxP TxN RxP RxN MC145574 TE > D3 Figure 2–3. Extended Passive Bus MC145574 Go to: www.freescale.com > NT TxP TR TxN MC145574 RxP TR RxN > NT TxP TR TxN MC145574 ...
Page 21
... TEs, and a distance of 500 meters for the total length. These distances correspond to the distances D3 and D4 as shown in Figure 2–3. Note that the “NT configured” MC145574 should be placed in the adaptive timing mode for this configu- ration. This is achieved by holding the FIX pin low. ...
Page 22
... Freescale Semiconductor, Inc. For More Information On This Product, 2–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 23
... INFO 4 or INFO 2 is being received, INFO 3 will be synchronized to it. 3.4 ACTIVATION OF S/T LOOP BY NT The NT activates the loop by transmitting INFO 2 to the TE(s). This is accomplished in the MC145574 by setting NR2( (see Section 3.12.3). Note that this bit is internally reset to 0 after the internal activation state machine has recognized its active transition. ...
Page 24
... ACTIVATION OF S/T LOOP BY TE The TE activates an inactive loop by transmitting INFO 1 to the NT. This is accomplished in the MC145574 by setting NR2( Note that this bit is internally reset to 0 after the internal activation state machine has recognized its active transition. The NT, upon detecting INFO 1 from the TE, responds with INFO 2. The TE, upon receiving a signal from the NT, ceases transmission of INFO 1, reverting to transmitting INFO 0 ...
Page 25
... INITIAL STATE OF B1 AND B2 CHANNELS 3.11.1 NT When the MC145574 is configured as an NT, NR5(3:2) corresponds to “IDLE B1 channel on S/T loop”, and “IDLE B2 channel on S/T loop”, respectively. The device comes out of a hardware or software reset with these two bits reset to 0. Thus, the NT comes out of reset with the B1 and B2 channels enabled ...
Page 26
... SCP Indication of Transmit and Receive States Note that there are two SCP bits, BR11(5:4), used to signify what INFO state the MC145574 is receiv- ing. In addition to this, BR11(3:2) are used to signify what INFO state the MC145574 is transmitting. Refer to Tables 9–2 and 9–3 for a detailed description of these bits. ...
Page 27
... IDL2 device is configured as an IDL2 slave, then FSC and DCL are inputs to the device. Ordinarily the MC145574 should be configured as an IDL2 slave when acting as an NT, and as an IDL2 master when acting as a TE. The exception to this rule is the option to configure the IDL2 master. ...
Page 28
... When the MC145574 is configured as an NT, then BR7(3) determines whether the NT is acting as an IDL2 master IDL2 slave. When BR7( the MC145574, when acting as an NT, is behaving as an IDL2 slave. Conversely, when BR7(3) or OR8(3) is set when pulling high the M/S pin, the chip acting behaves as an IDL2 timing master ...
Page 29
... This is the normal mode of operation for the MC145574 when active as an NT. In this mode, the MC145574 derives its timing from the inbound data from the NT. When the TE is receiving either INFO 2 or INFO 4 from the NT, it adaptively phase–locks onto it. The TE sets the FSYNC bit (NR1(0)) high when this frame synchronization has been achieved ...
Page 30
... TCLK is selected in the same manner as programming the DCL clock in IDL2 master mode. Elastic buffers are included in TE slave mode to allow the MC145574 to operate with any phase relation- ship between the IDL2 frame sync and the network. This buffer also allows the frame sync to wander with respect to the network peak– ...
Page 31
... MC145574 Go to: www.freescale.com 4–5 ...
Page 32
... MC145574 Go to: www.freescale.com MOTOROLA ...
Page 33
... MC145574 Go to: www.freescale.com 4–7 ...
Page 34
... However, an option is provided to change this to long frame. The length of the long frame pulse is always 8–bit clocks, regardless of whether an 8– or 10–bit format is selected. In the slave mode, the MC145574 will automatically adjust to whichever framing method is supplied. If the frame sync is two or more clocks wide, the MC145574 assumes a long frame format. ...
Page 35
... Options are provided to independently invert the B1 and B2 channels in both the transmit and receive directions. B1, B2, and D Loopbacks Options are provided to make an individual loopback on each B1, B2 channel. 4.3.6.9 IDL2 Waveform Diagrams The relative timing relationships of the IDL2 signals are shown in Figures 4–5 through 4–8. For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com 4–9 ...
Page 36
... Ü Ü Ü Ü MC145574 Go to: www.freescale.com Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü Ü ...
Page 37
... MC145574 Go to: www.freescale.com 4–11 ...
Page 38
... Freescale Semiconductor, Inc. For More Information On This Product, 4–12 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 39
... Freescale Semiconductor, Inc. 5.1 INTRODUCTION The MC145574 is equipped with a serial control port (SCP). This SCP is used by external devices (such as an MC145488 DDLC or 68302) to communicate with the S/T transceiver. The SCP is an industry standard serial control port and is compatible with Motorola’s SPI, which is used on several single– ...
Page 40
... Figure 5–2. Serial Control Port Nibble Register Write Operation For More Information On This Product, 5– R DON’T CARE HIGH IMPEDANCE MC145574 Go to: www.freescale.com DON’T CARE DON’T CARE HIGH IMPEDANCE D1 D0 DON’T CARE MOTOROLA ...
Page 41
... Figure 5–4 illustrates this process. For More Information On This Product, MOTOROLA R HIGH IMPEDANCE MC145574 Go to: www.freescale.com DON’T CARE HIGH IMPEDANCE 5–3 ...
Page 42
... For More Information On This Product, 5– R HIGH IMPEDANCE MC145574 Go to: www.freescale.com DON’T CARE HIGH IMPEDANCE DON’T CARE ...
Page 43
... Figure 5–7. Merged Serial Control Port Nibble Register Read Operation For More Information On This Product, MOTOROLA DON’T CARE HIGH IMPEDANCE R R/W DON’T CARE IMPEDANCE MC145574 Go to: www.freescale.com DON’T CARE DON’T CARE HIGH HIGH IMPEDANCE ...
Page 44
... In a nibble register read transaction, the fourth rising edge of SCPCLK after SCPEN goes low shifts the LSB of the 3–bit nibble address into the MC145574. The following falling edge of SCPCLK shifts out the first bit of the selected nibble register (MSB) and takes SCP Tx out of the high–impedance state ...
Page 45
... This signal, when held low, selects the SCP for the transfer of control, status, and data information into and out of the MC145574 S/T transceiver. SCPEN should be held low for periods of the SCPCLK signal, in order for information to be transferred into or out of the MC145574 S/T transceiver. ...
Page 46
... Freescale Semiconductor, Inc. For More Information On This Product, 5–8 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 47
... Freescale Semiconductor, Inc. 6.1 OVERVIEW The MC145574 is able to work with a General Circuit Interface port (GCI). The GCI is a standard four–wire interface between devices for the subscriber access in ISDN and analog environments. The principle use in these applications is to control the subscriber line interface circuitry. ...
Page 48
... DCL = 512 kHz S(2: CH1 CH2 CH3 CH4 125 s 8 CHANNEL GCI MULTIPLEX FSC = 8 kHz DCL = 4096 kHz D out / 256 kbps/CH Figure 6–1. MC145574 Go to: www.freescale.com D out / 256 kbps C C CH5 CH6 CH7 MOTOROLA ...
Page 49
... CHANNEL GCI MULTIPLEX FSC = 8 kHz DCL = 1536 kHz D out / 256 kbps/CH IF M(2: CH1 125 s 4 CHANNEL GCI MULTIPLEX FSC = 8 kHz DCL = 2048 kHz D out / 256 kbps/CH MC145574 Go to: www.freescale.com D out / 256 kbps C C S/G ...
Page 50
... Figure 6–2. GCI Indirect Mode Table 6–1. CLK1, CLK0 GCI Clock Selection CLK1 CLK0 OR6(b1) OR6(b0 MC145574 Go to: www.freescale.com D out / 256 kbps GCI_DCL 2.048 MHz 2.048 MHz 1.536 MHz 512 kHz MOTOROLA ...
Page 51
... This pin is also the output for the monitor and C/I channels of the GCI frame. For More Information On This Product, MOTOROLA Table 6–2. GCI Timeslot Assignment OR5(b2) OR5(b1) OR5(b0 MC145574 Go to: www.freescale.com Timeslot 6–5 ...
Page 52
... The GCI direct mode is selected on the rising edge of RESET. The GCIEN pin must be tied all times when GCI direct mode is the required mode of operation. The GCIEN pin is continu- ously sampled internally. A “zero–to–one” transition on GCIEN will cause the MC145574 to exit from a GCI direct mode into IDL/SCP mode. ...
Page 53
... In the GCI TE master mode, only three modes of operation are available. When M(2: terminal mode is selected. In this mode, the MC145574 always operates in channel 0, and D channel availability is indicated in two ways pin then the D channel is currently idle and available for access. If pin then the D channel on the passive bus is being used by another TE device ...
Page 54
... The MC145574 supports three basic types of Monitor channel messages. The first group of messages are commands that read or write the internal register set of the MC145574. See Sections 8, 9, and 10 for the complete description of the MC145574 register set. The second group of messages are responses from the MC145574 ...
Page 55
... Freescale Semiconductor, Inc. For More Information On This Product, MOTOROLA Figure 6–3. Monitor Channel Access Protocol MC145574 Go to: www.freescale.com 6–9 ...
Page 56
... Monitor channel for commands that request data to be read from an internal register. Commands that write data to an internal MC145574 register are accepted and acted upon, but the MC145574 does not issue a response message. The Monitor channel commands are given in Table 6–5. ...
Page 57
... Reserved Mute B2 Mute B1 on GCI Tx on GCI Tx Mute B2 Mute B1 on GCI Tx on GCI Tx Reserved Reserved Reserved MC145574 Go to: www.freescale.com (0) Frame Sync Frame Sync Return to Normal IRQ7 NT Term. D Ch. Coll. Not Applicable IRQ7 Enable Not Applicable Invert B2 Channel Invert B2 Channel Swap B1 and B2 ...
Page 58
... In both the COM and IND cases, the four–bit word is continually input or output until superceded by another C/I channel word. The command and indicate words used by the MC145574 device are defined in Table 6–8. This table is fully compatible with the industry standard GCI specification. ...
Page 59
... AR — — AI — AI — — — — — — — — Table 6–9. GCI C/I Codes Command/Indication MC145574 Go to: www.freescale.com NT NT Terminal Command Indication Command DR — DR RES — RES — — — — — — — RSY — ...
Page 60
... For More Information On This Product, 6–14 TEM INFO INFO START C CLOCKS INFO INFO INFO 3 Tx INFO Figure 6–4. Activation from TE End MC145574 Go to: www.freescale.com NTS START out = 0 CLOCKS ...
Page 61
... C Tx INFO INFO Figure 6–5. Deactivation from NT End TEM INFO INFO INFO INFO 3 Tx INFO Figure 6–6. Activation from NT End MC145574 Go to: www.freescale.com NTS NTS ...
Page 62
... Freescale Semiconductor, Inc. For More Information On This Product, 6–16 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 63
... Freescale Semiconductor, Inc. 7.1 INTRODUCTION The Motorola MC145574 ISDN S/T transceiver is available in a 28–pin SOIC and a 32–pin TQFP package (see Figure 7–1). 28–LEAD SOIC ISET 1 RxN 2 RxP 3 TE/NT 4 M/S 5 T_IN/TFSC/TCLK/FIX SG/DGRANT/ANDOUT 8 DREQUEST/ANDIN 9 CLASS/ECHO_IN 10 FSC/FSR 11 DCL out 14 7.2 PIN DESCRIPTIONS The following pin descriptions are not intended to be exhaustive but merely indicate the operational modes of the pins ...
Page 64
... ANDIN input function for use in NT1 Star applications. In the TE master and NT Terminal modes, this pin is the DREQUEST input used for requesting D channel access. In all other modes, this input has no defined function and should be tied For More Information On This Product, 7–2 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 65
... TSEN signal is enabled via the SCP, this pin becomes an open drain output that pulls low when data is being output from D out . This signal can then be used to enable an external driver in applications where the IDL2 2B+D data goes off–board (PBXs, etc.). For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com 7–3 ...
Page 66
... This pin is always an input and is the reset pin for the device active low. When this pin is held low, a hardware reset is applied and the device is held in the deactivated state. At the initial application For More Information On This Product, 7–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 67
... Freescale Semiconductor, Inc. of power, the MC145574 should be reset. This pin is a Schmitt–trigger input and could have an external RC circuit connected to perform the power–on reset function. 7.3 ADDITIONAL NOTES 7.3.1 Input Levels The MC145574 S/T transceiver is always TTL/CMOS level compatible on all digital input pins. ...
Page 68
... Freescale Semiconductor, Inc. For More Information On This Product, 7–6 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 69
... INTRODUCTION There are seven nibble registers (NR0 through NR6) in the MC145574. Control and status information reside in these nibble registers, which are accessed via the SCP. For a detailed description of access procedures, refer to Section 5. The nomenclature used in this data sheet is such that NR2(3) refers to nibble register 2, bit 3 ...
Page 70
... SCP. If BR13(1) is set, the S/T transceiver outputs data on D out . NR0(1) — Absolute Minimum Power When this bit is 0, the MC145574 functions normally. When this bit is set to 1, the chip enters a power conservation mode. In this mode a software reset is applied to the chip, all circuits are initialized, all clocking of the device is blocked, and the nonessential bias to the analog functions of the transceiver are removed such that the device consumes the absolute minimum amount of power ...
Page 71
... This bit is set by the MC145574 when the loop is fully activated. Thus, when the MC145574 is config- ured as an NT, this bit is set when it is transmitting INFO 4 and receiving INFO 3. Conversely, when the MC145574 is configured as a TE, this bit is set when it is transmitting INFO 3 and receiving INFO 4. Note that NR1( read only bit. ...
Page 72
... NR2(0) — Terminal Class TE : Class When the MC145574 is configured for TE mode, this bit sets the class for D channel operation. When this bit is 0, the chip is set for class 1 operation. Alternatively, when this bit is 1, the chip is configured for class 2 operation. Class 1 and class 2 operations are as per CCITT I.430, ETSI ETS 300012, and ANSI T1 ...
Page 73
... Note that the transmission states for the NT (INFO 0, INFO 2, and INFO 4) and for the TE (INFO 0, INFO 1, and INFO 3) are as defined in Section 3. INFO X is defined as any transmission state other than those states. An example of such a state would be when the MC145574 is programmed to transmit a 96 kHz test tone (BR11(0) = 1). Note that NR3( read/write bit. ...
Page 74
... NR5(3) NT: Idle B1 Channel — In the NT mode, NR5(3) functions channel idle bit. When NR5( the MC145574 functions normally where data received in the B1 channel timeslot via the IDL2 is modulated onto the S/T–interface in the B1 channel timeslot. When NR5( data input on the IDL2 Rx pin in the B1 channel timeslot is ignored, and the “ ...
Page 75
... IDL2 Loopback NR6(3) – 2B+D IDL2 Loopback When NR6( the MC145574 S/T transceiver functions normally. When NR6(3) is set to 1, the B1, B2, and D channel data input on the IDL2 Rx input pin are buffered and returned to the IDL2 Tx output pin on the next IDL2 cycle. The output B1, B2, and D channel data is passed unchanged to the modulator portion of the transceiver and transmitted onto the S/T loop (i ...
Page 76
... NR7 is a pointer register used when accessing a 16–byte–wide register. This pointer register will con- tain the address of the byte–wide register to be read from or written to, on the following SCP transaction. This nibble register is not shown on the register map not programmable. For More Information On This Product, 8–8 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 77
... INTRODUCTION There are 16 byte registers (BR0 through BR15) in the MC145574. Control, status, and maintenance information reside in these byte registers, which are accessed via the SCP. For a detailed description of access procedures, refer to Section 5. The nomenclature used in this data sheet is such that BR2(3) refers to byte register 2, bit 3 ...
Page 78
... XXXX 00XX XXXX MC145574 Go to: www.freescale.com (2) (1) (0) Interrupt Every Multiframe FV2 FV1 FV0 BPV2 BPV1 BPV0 IDL2 B1 IDL2 B2 IDL2 B2 Loopback Loopback Loopback Non– Transparent Non– Transparent Transparent ...
Page 79
... Q channel nibble is received. BR3(7:4) are read only bits. Application of either a hardware For More Information On This Product, MOTOROLA (6) (5) (4) (3) NT: SC1.3 NT: SC1.4 TE: Q.3 TE: Q.4 (6) (5) (4) (3) NT: Q.3 NT: Q.4 NT: Q Qual TE: SC1.3 TE: SC1.4 TE: Not Applicable MC145574 Go to: www.freescale.com (2) (1) (0) (2) (1) (0) Interrupt Every Multiframe 9–3 ...
Page 80
... B1 = 1). The MC145574, when in multiframe mode, does not count these frames. Thus, this counter is a “frame error” counter, counting the number of frames which do not contain the correct number of AMI viola- tions ...
Page 81
... BPV5 BPV4 BPV3 (6) (5) (4) (3) B2 S/T B2 S/T IDL2 B1 Loopback Loopback Loopback Transparent Transparent Non– Non– Transparent MC145574 Go to: www.freescale.com (2) (1) (0) BPV2 BPV1 BPV0 (2) (1) (0) IDL2 B1 IDL2 B2 IDL2 B2 Loopback Loopback Loopback Transparent Non– Non– Transparent Transparent 9–5 ...
Page 82
... BR6(3) — IDL2 B1 Loopback Transparent This bit is a read/write bit and is applicable to both NT and TE modes of operation when the MC145574 is configured for GCI or IDL2 type interfaces. When this bit the MC145574 operates normally. ...
Page 83
... E bit is the logical inverse of the previously demodulated D bit. This bit is a read/write bit and is reset application of either a software or hardware reset. TE: Map E Bits to IDL2 — With the MC145574 configured and this bit a 0, the TE outputs the demodulated D channel data in the D timeslot on the IDL2 Tx. When this bit is set to 1, the TE outputs the demodulated E channel in the D timeslot on IDL2 Tx, neglecting the demodulated D channel data ...
Page 84
... BR7(1) — NT: LAPD Polarity Control (NT Terminal Mode) TE: LAPD Polarity Control When the MC145574 is configured (Terminal Mode), this bit performs the “LAPD Polarity Control” function. When this bit is 0, the active state of DREQUEST and DGRANT signals is defined to be the logic 1 or high state. When this bit is 1, the active state of these signals is defined to be the logic 0 or low state ...
Page 85
... In the NT mode of operation, BR10(7:4) are write only bits. These bits For More Information On This Product, MOTOROLA (6) (5) (4) (3) NT: NT: NT: NT: TXSC4.3 TXSC4.4 TXSC5.1 TE: TE: TE: TE: RXSC4.3 RXSC4.4 RXSC5.1 MC145574 Go to: www.freescale.com (2) (1) (0) NT: NT: NT: TXSC5.2 TXSC5.3 TXSC5.4 TE: TE: TE: RXSC5.2 RXSC5.3 RXSC5.4 9–9 ...
Page 86
... This bit is a read/write bit and is reset application of either a hardware or software reset. For More Information On This Product, 9–10 (6) (5) (4) NT: Do Not Rx INFO Rx INFO Tx INFO React To State B1 State B0 State B1 INFO 3 TE: Not Applicable MC145574 Go to: www.freescale.com (3) (2) (1) (0) Tx INFO External Transmit State B0 S/T 96 kHz Loopback Test Signal MOTOROLA ...
Page 87
... This bit is a read/write bit and is applicable to both NT and TE modes of operation. When this bit is 0, the MC145574 functions normally. If the transmit pair is shorted to the receive pair while this bit is 1, the device will perform an external or “analog” loopback analog loopback, the device demodulates its own transmitted data ...
Page 88
... This bit is a read/write bit and is applicable to both NT and TE modes of operation. When this bit is 0, the MC145574 functions normally. When this bit is 1, the device transmits a 96 kHz square wave test signal on TxP/TxN. This test signal can be used for test purposes. This 96 kHz test signal qualifies as a “ ...
Page 89
... Enabled BR15(7) — Overlay Register Enabled When the device is initialized, this bit is a logic 0. When set to a logic 0, operation of the MC145574 register map is identical to that of the MC145474. When set to a logic 1, a second set overlay register is enabled. The overlay register map allows access to the TSA registers required by the IDL2 and also to a GCI control register. BR15(5:0) — ...
Page 90
... Freescale Semiconductor, Inc. For More Information On This Product, 9–14 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 91
... INTRODUCTION There are eleven overlay registers (OR0 through OR9 and OR15) in the MC145574. The overlay regis- ters are a second bank of registers available when the overlay register control bit BR15(7) is set to a logic 1. These overlay registers are in the IDL2 TSA mode used to assign the timeslot used by each channel (B1, B2, and D) for transmission and reception ...
Page 92
... XXXX 00XX XXXX (6) (5) (4) ( Channel Timeslot Bits (7:0) (6) (5) (4) ( Channel Timeslot Bits (7:0) (6) (5) (4) ( Channel Timeslot Bits (7:0) MC145574 Go to: www.freescale.com GCI 00XX XXXX (2) (1) (0) (2) (1) (0) (2) (1) (0) MOTOROLA ...
Page 93
... D out D Channel Timeslot Bits (7:0) (GCI Indirect Mode) Table 10–3. S(2:0) GCI Timeslot Assignment MC145574 Go to: www.freescale.com (2) (1) (0) (2) (1) (0) (2) (1) ( Timeslot 10–3 ...
Page 94
... TSA D D out Enable Channel Open Drain Enable Table 10–4. S(2:0) GCI Timeslot Assignment CLK1 CLK0 GCI DCL 0 0 2.048 MHz 0 1 2.048 MHz 1 0 1.536 MHz 1 1 512 kHz MC145574 Go to: www.freescale.com (3) (2) (1) (0) GCI CLK1 CLK0 Indirect Mode Enable MOTOROLA ...
Page 95
... This bit controls whether the FSC operates in long or short frame mode, while operating as an IDL2 master. If this bit is set then the IDL2 is in long frame mode IDL2 slave, the MC145574 determines the mode, based on the length of the FS. The length of the long frame is eight bit clocks, regardless of whether 8– ...
Page 96
... When the device is initialized, this bit is a logic 0. When set to a logic 0, the device operates as normal in all modes. Please refer to the section on power modes for further operational details. For More Information On This Product, 10–6 (6) (5) (4) Reserved Disable TE Mode Master XTAL Enable Mode Enable MC145574 Go to: www.freescale.com (3) (2) (1) (0) FIX Enable NT Sleep Terminal Enable Mode Enable MOTOROLA ...
Page 97
... Rev (5:0) is set to 11H for G20R1 mask set, and 03H for F57J4 mask set. For More Information On This Product, MOTOROLA (6) (5) (4) (3) (6) (5) (4) (3) Rev 5 Rev 4 Rev 3 MC145574 Go to: www.freescale.com (2) (1) (0) Force T3F8 T3F6 INFO2 Enable Disable Trans– mission (2) (1) ...
Page 98
... Freescale Semiconductor, Inc. For More Information On This Product, 10–8 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 99
... TQFP Pin 7 SOIC Pin 10 D channel data is clocked into the MC145574 via the falling edges of DCL. Data is clocked out onto D out on the rising edges of DCL. For a detailed description of the above pins, refer to Sec- tion 7. For a detailed description of the above SCP bits, refer to Sections 8 and 9. ...
Page 100
... Each of these classes has two associated priorities; high priority and low priority. These classes and their associated priorities pertain to the number of demodulated E bits required before the D channel is deemed to be clear for use. Using the MC145574 in the TE mode of operation, the user programs the device for class 1 or class 2 operation by either NR2(0) or Pin 10. Table 11– ...
Page 101
... SCP. When BR7( the active polarity is as described above. Conversely, when BR7( the MC145574 will drive DGRANT to a logic 0 when DGRANT is active, and to a logic 1 when DGRANT is inactive. Also, when BR7( DREQUEST will be consid- ered to be active low ...
Page 102
... Freescale Semiconductor, Inc. FSC D out D in For More Information On This Product, 11– CH0 CH1 SCIT TERMINAL MODE, DCL = 1536 kHz Figure 11–1. SCIT Terminal Mode MC145574 Go to: www.freescale.com S/G BIT CH2 MOTOROLA ...
Page 103
... TE(s), and is automatic in the MC145574. BR7(5) is set initiate multiframing in an NT–con- figured MC145574. This causes the M bit to be set the next frame. Henceforth, the M, S, and Fa bits will automatically comply with the structure as outlined in CCITT I.430, ETSI ETS 300012, and ANSI T1.605. This format is as shown in Table 12– ...
Page 104
... MULTIFRAME INTERRUPTS IN AN NT-CONFIGURED MC145574 The NT will generate an interrupt either once every multiframe, or only in the event of a new Q channel nibble having been received. A new Q channel nibble is defined as one which differs from the previous Q nibble. Table 12–2 illustrates how to configure an NT for either of these options. ...
Page 105
... WRITING Q CHANNEL DATA TO A TE-CONFIGURED MC145574 Data written to BR2(7:4) is transmitted in the Q channel. The TE–configured MC145574 polls this internal register once every multiframe duration new data has been written to this register, the old data is re–transmitted. When multiframing is disabled, the data in this register is ignored and the Fa bit obeys the multiframing wrapping criteria as outlined in CCITT I ...
Page 106
... Freescale Semiconductor, Inc. For More Information On This Product, 12–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 107
... However, the performance of the timing recovery circuit employed in the MC145474/75, and also in the MC145574, allows the use of adaptive timing in all loop configurations. Thus recommended that adaptive timing be used in all configurations. ...
Page 108
... D channel is clear. Thus, in the NT1 Star mode of operation, where there are multiple passive busses competing for the same B1, B2, and D channels, the same E echo channel must be transmitted from each NT to its passive bus. This is accomplished in the MC145574 by means of the ANDIN, ANDOUT, and ECHO IN pins. ...
Page 109
... Figure 13–2. NT1 Star Mode of Operation MC145574 Go to: www.freescale.com IC #1 MC145574 DEMODULATED D CHANNEL DATA DATA TO BE TRANSMITTED TO TEs AS E CHANNEL DATA IC #2 MC145574 DEMODULATED D CHANNEL DATA DATA TO BE TRANSMITTED TO TEs AS E CHANNEL DATA IC #N MC145574 DEMODULATED D CHANNEL DATA DATA TO BE TRANSMITTED TO TEs AS E CHANNEL DATA 13–3 ...
Page 110
... TES and TEM mode. (See Table 13–2.) TQFP Pin 3 TQFP Pin 5 TQFP Pin 6 TQFP Pin 7 There is no fixed/adaptive timing selection to be made in TE mode mode, the MC145574 always uses adaptive timing. For More Information On This Product, 13–4 Table 13–2. Pin Operations for Master and Slave ...
Page 111
... The MC145574 has jitter/wander buffers which absorb the clock/frame sync jitter and prevent data loss. The MC145574 will be able to absorb 60 s peak–to–peak wander, which exceeds the 18 s peak–to–peak over 24 hours wander stated in Q.502. ...
Page 112
... FSC SOURCE CLK SELECTOR DATA SYNC AND CLOCK GENERATOR TSA CONTROLLER CLK CONTROL BUS DATA CLK CLK FRAME SYNC DATA CLK DATA Figure 13–3. NT2 Architecture MC145574 Go to: www.freescale.com TE TFSC CLK T SYNC DATA TE TFSC CLK T SYNC DATA TE TFSC CLK T SYNC ...
Page 113
... Freescale Semiconductor, Inc. Figure 14–1 shows the recommended crystal oscillator for connection to the MC145574. XTAL EXTAL Figure 14–1. Typical Crystal Oscillator Connection Figure 14–2 shows the connection when using an external clock. XTAL EXTAL For More Information On This Product, MOTOROLA CLOCK INTERFACE ...
Page 114
... Freescale Semiconductor, Inc. For More Information On This Product, 14–2 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 115
... E echo bit from the NT does not match the previously modulated D bit. When IRQ1 occurs, the MC145574 internally sets NR3( the IRQ1 ENABLE is set interrupt to an external device is generated. The interrupt condition is cleared by writing NR3(1). Note that this bit is maskable by means of NR4(1) ...
Page 116
... S/T line code violations. This interrupt is used to indicate when to send an FECV layer 1 maintenance message to the TEs as defined in ANSI T1.605. When IRQ6 occurs, the MC145574 internally sets NR3( the IRQ6 ENABLE is set interrupt to an external device will be generated. The interrupt condition is cleared by writing NR3(1). ...
Page 117
... TRANSMIT LINE INTERFACE CIRCUITRY The TxP and TxN pins on the MC145574 act as a current–limited differential voltage source pair. The TxP and TxN pair behave as active drivers when creating logical 0 line signals (CCITT I.430, ETSI ETS 300012, and ANSI T1.605 define the nominal pulse amplitude to be 750 mV, zero to peak, for a 50 load), and are high– ...
Page 118
... TERMINATION 68 5% TxN T2 Figure 16–1. Transmit Line Interface Circuit V DD THESE FOUR DIODES ARE OPTIONAL IN NT MODE. 5 2.5:1 RxP TERMINATION 5 RxN T1 Figure 16–2. Receive Line Interface Circuit MC145574 Go to: www.freescale.com 100 PE65857 FOR EMI SUPPRESSION ...
Page 119
... Protection Diodes CCITT I.430, ETSI ETS 300012, and ANSI T1.605 specify that the S/T–interface voltage cannot exceed 1.6 times the nominal voltage of 750 mV (= 1.2 V). Since the MC145574 is designed to operate with 2.5:1 turns ratio transformers, the diode structure as illustrated in Figures 16–1 and 16–2 is required to provide protection, while not adversely affecting the S/T– ...
Page 120
... Freescale Semiconductor, Inc. For More Information On This Product, 16–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 121
... The XTAL oscillator circuit can be disabled via the SCP control bit (OR8(5 external 15.36 MHz clock source is available, further improving power consumption. 17.2 POWER MODES The MC145574 has four distinct modes in which the maximum power consumption of the device is specified. 17.2.1 Normal Operation In this mode, the device is free to operate and activate or be activated from the S/T– ...
Page 122
... MC145574 detects no activity on the S/T–interface and is in the deactivated state. A timer is then enabled which will cause the MC145574 to enter the sleep state after a period of 2 ms. The sleep state is exited when a signal is detected on the S/T–interface. In this case, the device exits sleep mode and tries to synchronize to the signal ...
Page 123
... IRQ Output Low Current ( 0.4 V) IRQ Output Off State Impedance For More Information On This Product, MOTOROLA ELECTRICAL SPECIFICATIONS Value – 0 – 0 0.3 10 – – 150 5%, Voltages Referenced Characteristic MC145574 Go to: www.freescale.com 18 Unit Symbol Min Max Unit ...
Page 124
... NOTES: * These values have been measured on some sampled devices from several lots and While sending and receiving 96 kHz signal on S/T–interface. For More Information On This Product, 18–2 5%, Voltages Referenced Characteristic Characteristic MC145574 Go to: www.freescale.com Min Typ Max Unit 5.4 6.0 6.6 mA — ...
Page 125
... TSEN Figure 18–1. IDL2 Master Timing, 8– and 10–Bit Formats For More Information On This Product, MOTOROLA Parameter 512 kHz 1.536 MHz 2.048 MHz 2.56 MHz MC145574 Go to: www.freescale.com Min Typ Max Unit Note 125 125 — — — — ...
Page 126
... In IDL2 8– and 10–bit formats, TSEN is valid during the B1, B2, and D channel timeslots. TSEN will be aligned with data on the D out pin IDL2 Slave mode, DCL may be any frequency multiple of 8 kHz between 256 kHz and 4.096 MHz inclusive. For More Information On This Product, 18–4 Parameter MC145574 Go to: www.freescale.com Min Max Unit Note 125 — ...
Page 127
... Freescale Semiconductor, Inc. Figure 18–2. IDL2 Slave Timing, 8– and 10–Bit Formats For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com 18–5 ...
Page 128
... NOTES: 1. The FSC pulse is normally two DCL clock periods wide in GCI mode GCI Master mode, the MC145574 will output a 512 kHz, 1.536 MHz or 2.048 MHz clock as selected by M2, M1 and M0 pins GCI Slave mode, DCL may be any frequency that is a multiple of 512 kHz and is between 512 kHz and 4.096 MHz. ...
Page 129
... Freescale Semiconductor, Inc. Figure 18–3. GCI Timing For Master and Slave Mode For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com 18–7 ...
Page 130
... Serial Control Port”, for a detailed description. For More Information On This Product, 18–8 5%, Voltages Referenced Characteristic Figure 18–4. SCP Timing Characteristics MC145574 Go to: www.freescale.com Min Max Unit 50 — — — — ns 244 — — ...
Page 131
... DGRANT FSC For More Information On This Product, MOTOROLA Characteristic ANDIN 25 ANDOUT Figure 18–5. NT1 Star Mode Characteristic 26 FSC Figure 18–6. D Channel Request Timing 28 Figure 18–7. D Channel Grant Timing MC145574 Go to: www.freescale.com Min Max Unit — Min Max Unit 30 — — ...
Page 132
... Freescale Semiconductor, Inc. For More Information On This Product, 18–10 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 133
... CLASS/ECHO_IN 10 19 TSEN/FST/BCL/LBA FSC/FSR 11 18 SCPEN/GCIEN DCL 12 17 SCPCLK/S2/ SCPRx/S1/M1 D out 14 15 SCPTx/S0/M0 Figure 19–1. MC145574DW Pin Assignment (SOIC 28–Pin Package, Case 751F TE/NT 1 M/S 2 T_IN/TFSC/TCLK/FIX SG/DGRANT/ANDOUT 5 DREQUEST/ANDIN 6 CLASS/ECHO_IN 7 FSC/FSR Figure 19– ...
Page 134
... –T– SEATING PLANE K MC145574 Go to: www.freescale.com NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION ...
Page 135
... F D É É É É SECTION AE– MC145574 Go to: www.freescale.com DETAIL Y NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLANE –AB– IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE ...
Page 136
... Freescale Semiconductor, Inc. For More Information On This Product, 19–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 137
... FUNCTIONAL DIFFERENCES This section refers to MC145574 S/T–interfaces marked F57F4 and with a revision number BR15 = 03. This mask set of the MC145574 has some functional differences from what is presented in this data book. 20.1.1 Differences in Section 6 In GCI TE master mode, the DCL = 2.048 MHz option is not available. (See Table 6–4.) In GCI TE mode, B1 and B2 channels are enabled by default ...
Page 138
... Freescale Semiconductor, Inc. For More Information On This Product, 20–2 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 139
... MC145574 ISDN S/T–Interface Transceiver. The approach taken to demonstrate the MC145574 S/T–Interface Transceiver is to provide the user with a complete set of two S/T–Interfaces, either programmable for modes. The MC145574EVK does not terminate any ISDN call control messages. ...
Page 140
... Can Be Used as an S/T–Interface Terminal Development Tool EIA–232 (V.28) Serial Port for Terminal Interface A.2.3 Software Computer Operation Resident Firmware Monitor for User Control of Board Activation and Deactivation Menus MC68HC11 Assembly Language Source Code Available For More Information On This Product, A–2 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 141
... SCP MC68HC11E9 MICROCONTROLLER IDL S/T–INTERFACE TRANSCEIVER LINE ANALOG INTERFACE For More Information On This Product, MOTOROLA MC145407 XC3020A SCP IDL MC145574 ISDN S/T Figure A–2. Block Diagram MC145574 Go to: www.freescale.com PROM BERT CLK XILINX IDL MC145574 ISDN S/T–INTERFACE TRANSCEIVER LINE ANALOG INTERFACE S/T A–3 ...
Page 142
... Freescale Semiconductor, Inc. For More Information On This Product, A–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 143
... Central Office (CO) — A main telephone office, usually within a few miles of a subscriber, that houses switching gear; commonly capable of handling about 10,000 subscribers. Channel Bank — Communication equipment commonly used for multiplexing voice–grade channels into a digital transmission signal (typically 24 channels in the U.S. and 30 channels in Europe). For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com B B–1 ...
Page 144
... Signal power measured at a point in a standard test tone level at the same point. i.e., dBmO = dBm = dBr where dBr is the relative transmission level, or level relative to the point in the system defined as the zero transmission level point. For More Information On This Product, B–2 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 145
... Gain Tracking Error — The variation of gain from a constant level (determined at 0 dBm input level) when measuring the depen- dence of gain on signal level by comparing the output signal to the input signal over a range of input signals. HDLC — High–Level Data Link Control; a CCITT standard data communication line protocol. For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com B–3 ...
Page 146
... SC1 through SC5. Messages for the Q, SC1, and SC2 subchannels have been defined in CCITT I.430 and ANSI T1.605. Usage of the multiframing subchannels is not mandatory. Multiplex — To simultaneously transmit two or more messages on a single channel. NT1 — Network Termination 1 (OSI Layer 1 Only). For More Information On This Product, B–4 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 147
... Sidetone was recognized by Alexander Graham Bell as necessary for a person to be able to speak properly while using a handset. Signaling — The transmission of control or status information between switching systems in the form of dedicated bits or channels of information inserted on trunks with voice data. For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com B–5 ...
Page 148
... Two Wire Circuit — Refers to the two wires connecting the central office to the subscriber’s telephone. Commonly referred to as Tip and Ring, the two wires carry both transmit and receive signals in a differential manner. For More Information On This Product, B–6 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 149
... Voice Frequency — A frequency within that part of the audio range that is used for the transmission of speech of commercial quality (i.e., 300 – 3400 Hz). Weighting Network — A network whose loss varies with frequency in a predetermined manner. For More Information On This Product, MOTOROLA MC145574 Go to: www.freescale.com B–7 ...
Page 150
... Freescale Semiconductor, Inc. For More Information On This Product, B–8 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 151
... IDL2, 4–1, 4–2, 4–3, 4–9, 4–10, 9–8, 9–12 Clock Speed (LSB), 9–8 Clock Speed (MSB), 9–12 Enable TCLK, 10–5 INFO State, 8–4, 9–11, 15–2 Initial State, 3–3 Interrupt, 8–6, 11–3 Multiframe, 9–4 Interrupts, 15–1 J Jitter, 1–2 MC145574 Go to: www.freescale.com INDEX Index–9 ...
Page 152
... Control Register, 10– Channel Timeslot, 10– Channel Timeslot, 10– Channel Timeslot, 10– Channel Timeslot, 10– Channel Timeslot, 10– Channel Timeslot, 10–2 Transformers, 16–3 Transmission States, 3–1 TSEN, 4–2, 4–9, 4–11, 7–3, 10–5 MC145574 Go to: www.freescale.com MOTOROLA ...
Page 153
... Wyle Electronics (619)623–9100 Orlando Allied Electronics, Inc. (619)558–6600 FAI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (818)598–0130 Newark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MC145574 Go to: www.freescale.com 3/1/ (408)383–0366 . . . . . . . . . . . . . . . . . . . . . . . . . (408)441–9700 . . . . . . . . . . . . . . . . . . . . . . . . . (408)428–6400 (408)629–4789 (408)434–0369 . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 154
... KANSAS (708)535–0038 Kansas City (708)843–0034 Allied Electronics, Inc. FAI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (773)784–5100 Lenexa (708)882–1255 Arrow Electronics MC145574 Go to: www.freescale.com . . . . . . . . . . . . . . . . . . . . . . . . . (708)250–0500 (630)595–9730 (630)317–1000 (708)934–3700 . . . . . . . . . . . . . . . . . . . . . (815)636–1010 (815)229–0225 (217)787–9972 . . . . . . . . . . . . . . . . . . . . . ...
Page 155
... Poughkeepsie (612)941–5280 Allied Electronics, Inc. (612)947–0909 Newark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (612)944–2200 Purchase (612)881–2600 Arrow Zeus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MC145574 Go to: www.freescale.com 3/1/ (612)938–5633 (612)331–6350 (601)956–3834 . . . . . . . . . . . . . . . . . . . . . . . . (314)770–6300 . . . . . . . . . . . . . . . . . . . . . (314)240–9405 . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 156
... PENSTOCK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (216)391–9330 Wyle Electronics MC145574 Go to: www.freescale.com . . . . . . . . . . . . . . . . . . . . . (614)785–1270 (614)326–0352 (513)427–6090 . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 157
... MC145574 Go to: www.freescale.com 3/1/ (801)523–2335 . . . . . . . . . . . . . . . . . . . . . (801)261–5244 . . . . . . . . . . . . . . . . . . . . . . . . . (801)973–6913 (801)467–9696 . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 158
... Quebec City (204)944–1446 Arrow Electronics (800)663–5500 FAI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (800)463–9275 Future Electronics MC145574 Go to: www.freescale.com (613)592–6088 (519)685–4280 (905)403–0724 (905)670–2888 . . . . . . . . . . . . . . . . . . . . . (613)228–1964 . . . . . . . . . . . . . . . . . . . . . . . . . (613)226–6903 (613)820– ...
Page 159
... Spoerle Electronics – Veldhoven . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . NEW ZEALAND Arrow Components NZ Ltd (49) 89–46110 Avnet Pacific Ltd Farnell . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MC145574 Go to: www.freescale.com 3/1/ (30) 13414300 . . . . . . . . . . . . . . . . . . (852)2 357–8888 (65) 788–0200 . . . . . . . . . . . . . . . (852)2 305–3633 . . . . . . . . . . . . . . . . . (852)2 333– ...
Page 160
... Future Electronics Ltd. (42) 17295007 Macro Group Newark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (386) 611 330216 (386) 611 597198 MC145574 Go to: www.freescale.com . . . . . . . . . . . . . . . . . . . . . . . . . . . . . (27) 11 4442333 . . . . . . . . . . . . . . . . . . . . (27) 11 3972992 . . . . . . . . . . . . . . . . . . . . . . . . . . (34) 91 304 3040 . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 161
... Zapopan Jalisco Marketing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Customer Service NETHERLANDS Best . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MC145574 Go to: www.freescale.com 3/1/99 (403)216–2190 (604)606–8502 (613)226–3491 (905)501–3500 (514)333–3300 (61–3)9887 0711 (61–2)9437 8944 55(011)3030– ...
Page 162
... NORTH AMERICA HYBRID/MCM COMPONENT SUPPLIERS 66(2)254–4910 Chip Supply Elmo Semiconductor Minco Technology Labs Inc (296)395252 Semi Dice Inc. MC145574 Go to: www.freescale.com . . . . . . . . . . . . . . . . . . . . (602)414–1100 . . . . . . . . . . . . . . . . . . (916)652–0268 . . . . . . . . . . . . . . . . . . . . . . . . (317)848–9958 . . . . . . . . . . . . . . . . . . . . (602)414–1100 . . . . . . . . . . . . . . . . . . . . . . . ...
Page 163
Freescale Semiconductor, Inc. This page intentionally left blank. For More Information On This Product, Go to: www.freescale.com ...
Page 164
... For the most current information regarding this product, contact Motorola on the World Wide Web at http://www.motorola.com/isdn-solutions m JAPAN: Motorola Japan Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 81-3-5487-8488 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334 Customer Focus Center: 1-800-521-6274 MC145574/D ...