VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 49/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Interrupt Controller Registers
Ports 20-21 - Master Interrupt Controller
The Master Interrupt Controller controls system interrupt
channels 0-7.
Two registers control the Master Interrupt
Controller. They are:
I/O Address Bits 15-0
Register Name
0000 0000 001x xxx0
Master Interrupt Control
0000 0000 001x xxx1
Master Interrupt Mask
Note that not all bits of the address are decoded.
The Master Interrupt Controller is compatible with the Intel
8259 Interrupt Controller chip. Detailed descriptions of 8259
Interrupt Controller operation can be obtained from the Intel
Peripheral Components Data Book and numerous other
industry publications.
Ports A0-A1 - Slave Interrupt Controller
The Slave Interrupt Controller controls system interrupt
channels 8-15.
The slave system interrupt controller also
occupies two register locations:
I/O Address Bits 15-0
Register Name
0000 0000 101x xxx0
Slave Interrupt Control
0000 0000 101x xxx1
Slave Interrupt Mask
Note that not all address bits are decoded.
The Slave Interrupt Controller is compatible with the Intel
8259 Interrupt Controller chip. Detailed descriptions of 8259
Interrupt Controller operation can be obtained from the Intel
Peripheral Components Data Book and numerous other
industry publications.
Revision 1.71 June 9, 2000
Interrupt Controller Shadow Registers
The following shadow registers are enabled by setting function
0 Rx47[4]. If the shadow registers are enabled, they are read
back at the indicated I/O port instead of the standard interrupt
controller registers (writes are unchanged).
Port 20 - Master Interrupt Control Shadow ................... RO
RW
Port A0 - Slave Interrupt Control Shadow ..................... RO
RW
7
Reserved
........................................always reads 0
6
OCW3 bit 2 (POLL)
5
OCW3 bit 0 (RIS)
4
OCW3 bit 5 (SMM)
3
OCW2 bit 7 (R)
2
ICW4 bit 4 (SFNM)
1
ICW4 bit 1 (AEOI)
0
ICW1 bit 3 (LTIM)
Port 21 - Master Interrupt Mask Shadow ....................... RO
Port A1 - Slave Interrupt Mask Shadow ........................ RO
7-5
Reserved
........................................always reads 0
4-0
T7-T3 of Interrupt Vector Address
Timer / Counter Registers
Ports 40-43 - Timer / Counter Registers
RW
RW
There are 4 Timer / Counter registers:
I/O Address Bits 15-0
Register Name
0000 0000 010x xx00
Timer / Counter 0 Count
0000 0000 010x xx01
Timer / Counter 1 Count
0000 0000 010x xx10
Timer / Counter 2 Count
0000 0000 010x xx11
Timer / Counter Cmd Mode
Note that not all bits of the address are decoded.
The Timer / Counters are compatible with the Intel 8254
Timer / Counter chip. Detailed descriptions of 8254 Timer /
Counter operation can be obtained from the Intel Peripheral
Components Data Book and numerous other industry
publications.
Timer / Counter Shadow Registers
The following shadow registers are enabled for readback by
setting function 0 Rx47[4].
enabled, they are read back at the indicated I/O port instead of
the standard timer / counter registers (writes are unchanged).
Port 40 – Counter 0 Base Count Value (LSB 1
Port 41 – Counter 1 Base Count Value (LSB 1
Port 42 – Counter 2 Base Count Value (LSB 1
-43-
Register Descriptions - Legacy I/O Ports
VT82C686B
RW
RW
RW
WO
If the shadow registers are
st
nd
MSB 2
) RO
st
nd
MSB 2
) RO
st
nd
MSB 2
) RO