VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 51/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Super-I/O Configuration Index / Data Registers
Super-I/O configuration registers are accessed by performing
I/O operations to / from an index / data pair of registers in
system I/O space at port addresses 3F0h and 3F1h.
configuration registers accessed using this mechanism are used
to configure the Super-I/O registers (parallel port, serial ports,
IR port, and floppy controller).
Super I/O configuration is accomplished in three steps:
1) Enter configuration mode (set Function 0 Rx85[1] = 1)
2) Configure the chip
a) Write index to port 3F0
b) Read / write data from / to port 3F1
c) Repeat a and b for all desired registers
3) Exit configuration mode (set Function 0 Rx85[1] = 0)
Port 3F0h – Super-I/O Configuration Index ................... RW
7-0
Index value
Function 0 PCI configuration space register Rx85[1] must be
set to 1 to enable access to the Super-I/O configuration
registers.
Port 3F1h – Super-I/O Configuration Data .................... RW
7-0
Data value
This register shares a port with the Floppy Status Port (which
is read only). This port is accessible only when Rx85[1] is set
to 1 (the floppy status port is accessed if Rx85[1] = 0).
Revision 1.71 June 9, 2000
Super-I/O Configuration Registers
These registers are accessed via the port 3F0 / 3F1 index / data
register pair using the indicated index values below
The
Index E0 – Super-I/O Device ID (3Ch) ............................ RO
7-0
Super-I/O ID ........................................ default = 3Ch
Index E1 – Super-I/O Device Revision (00h) ................... RO
7-0
Super-I/O Revision Code .........................default = 0
Index E2 – Super-I/O Function Select (03h) ................... RW
7-5
Reserved
........................................always reads 0
4
Floppy Controller Enable
0
Disable................................................... default
1
Enable
3
Serial Port 2 Enable
0
Disable................................................... default
1
Enable
2
Serial Port 1 Enable
0
Disable................................................... default
1
Enable
1-0
Parallel Port Mode / Enable
00 Unidirectional mode
01 ECP
10 EPP
11 Parallel Port Disable .............................. default
Index E3 – Floppy Controller I/O Base Address (00h) .. RW
7-2
I/O Address 9-4.........................................default = 0
..............................................default = 0
1-0
Must be 0
Index E6 – Parallel Port I/O Base Address (00h) ........... RW
I/O Address 9-2.........................................default = 0
7-0
If EPP is not enabled, the parallel port can be set to 192
locations on 4-byte boundaries from 100h to 3FCh. If EPP is
enabled, the parallel port can be set to 96 locations on 8-byte
boundaries from 100h to 3F8h.
Index E7 – Serial Port 1 I/O Base Address (00h) ........... RW
I/O Address 9-3.........................................default = 0
7-1
0
Must be 0
..............................................default = 0
Index E8 – Serial Port 2 I/O Base Address (00h) ........... RW
7-1
I/O Address 9-3.........................................default = 0
0
Must be 0
..............................................default = 0
-45-
Register Descriptions - Super-I/O I/O Ports
VT82C686B