VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 67/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Distributed DMA / Serial IRQ Control
Offset 61-60 - Distributed DMA Ch 0 Base / Enable ...... RW
15-4 Channel 0 Base Address Bits 15-4 .......... default = 0
3
Channel 0 Enable
0
Disable ...................................................default
1
Enable
2-0
Reserved
........................................ always reads 0
Offset 63-62 - Distributed DMA Ch 1 Base / Enable ...... RW
15-4 Channel 1 Base Address Bits 15-4 .......... default = 0
3
Channel 1 Enable
0
Disable ...................................................default
1
Enable
2-0
Reserved
........................................ always reads 0
Offset 65-64 - Distributed DMA Ch 2 Base / Enable ...... RW
15-4 Channel 2 Base Address Bits 15-4 .......... default = 0
3
Channel 2 Enable
0
Disable ...................................................default
1
Enable
2-0
Reserved
........................................ always reads 0
Offset 67-66 - Distributed DMA Ch 3 Base / Enable ...... RW
15-4 Channel 3 Base Address Bits 15-4 .......... default = 0
3
Channel 3 Enable
0
Disable ...................................................default
1
Enable
2-0
Reserved
........................................ always reads 0
Offset 69-68 – Serial IRQ Control ................................... RW
15-4 Reserved
........................................ always reads 0
3
ISA IRQ Asserted Via Serial IRQ (Pin H3 or L4)
0
Disable ...................................................default
1
Enable
2
Serial IRQ Mode
0
Continuous Mode ...................................default
1
Quiet Mode
1-0
Serial IRQ Start-Frame Width
00 4 PCI Clocks ..........................................default
01 6 PCI Clocks
10 8 PCI Clocks
11 10 PCI Clocks
The frame size is fixed at 21 PCI clocks.
Revision 1.71 June 9, 2000
Offset 6B-6A - Distributed DMA Ch 5 Base / Enable .... RW
15-4 Channel 5 Base Address Bits 15-4...........default = 0
3
Channel 5 Enable
0
Disable................................................... default
1
Enable
2-0
Reserved
........................................always reads 0
Offset 6D-6C - Distributed DMA Ch 6 Base / Enable ... RW
15-4 Channel 6 Base Address Bits 15-4...........default = 0
3
Channel 6 Enable
0
Disable................................................... default
1
Enable
2-0
Reserved
........................................always reads 0
Offset 6F-6E - Distributed DMA Ch 7 Base / Enable .... RW
15-4 Channel 7 Base Address Bits 15-4...........default = 0
3
Channel 7 Enable
0
Disable................................................... default
1
Enable
2-0
Reserved
........................................always reads 0
-61-
Function 0 Registers - PCI to ISA Bridge
VT82C686B