VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 88/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Power Management-Specific PCI Configuration Registers
Offset 40 – General Configuration 0 ............................... RW
7
Thermal Alarm Source Select
0
From pin T11 (Function 0 Rx74[1] must be set
to define the pin as THRM#)..................default
1
From any of the three internal temperature
sensing circuits (see Rx43 and Rx44 of
Hardware Monitoring configuration space)
6
Sleep Button
0
Disable ...................................................default
1
Sleep Button is on IRQ6 pin (pin G1)
5
Debounce LID and PWRBTN# Inputs for 200us
0
Disable ...................................................default
1
Enable
4
Reserved
........................................ always reads 0
3
Microsoft Sound Monitor in Audio Access
0
Disable ...................................................default
1
Enable
2
Game Port Monitor in Audio Access
0
Disable ...................................................default
1
Enable
1
SoundBlaster Monitor in Audio Access
0
Disable ...................................................default
1
Enable
0
MIDI Monitor in Audio Access
0
Disable ...................................................default
1
Enable
Revision 1.71 June 9, 2000
Offset 41 - General Configuration 1 ................................ RW
7
I/O Enable for ACPI I/O Base
0
Disable access to ACPI I/O block.......... default
1
Allow access to Power Management I/O
Register Block (see offset 4B-48 to set the
base address for this register block).
definitions of the registers in the Power
Management I/O Register Block are included
later in this document, following the Power
Management Subsystem overview.
6
ACPI Timer Reset
0
Normal Timer Operation ....................... default
1
Reset Timer
5-4
PMU Timer Test Mode (Do Not Program) ....def = 0
3
ACPI Timer Count Select
0
24-bit Timer........................................... default
1
32-bit Timer
2
RTC Enable Signal Gated with PSON (SUSC#) in
Soft-Off Mode
0
Disable................................................... default
1
Enable
1
STPCLK Timer Tick Base Select
0
30 usec ................................................... default
1
1 msec
0
DEVSEL# Test Mode (Do Not Program).......def = 0
-82-
Function 4 Regs - Power Management, SMBus and HWM
VT82C686B
The