VT82C686B

Manufacturer Part NumberVT82C686B
ManufacturerETC-unknow
VT82C686B datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
Page 93/128

Download datasheet (2Mb)Embed
PrevNext
7HFKQRORJLHV ,QF
Offset 58 – GP2 / GP3 Timer Control ............................. RW
7
GP3 Timer Start
On setting this bit to 1, the GP3 timer loads the value
defined by Rx5A and starts counting down. The GP3
timer is reloaded at the occurrence of certain events
enabled in the GP Timer Reload Enable Register
(Power Management I/O Space Offset 38h). If no
such event occurs and the GP3 timer counts down to
zero, then the GP3 Timer Timeout Status bit is set to
one (bit-13 of the Global Status register at Power
Management Register I/O Space Offset 28h).
Additionally, if the GP3 Timer Timeout Enable bit is
set (bit-13 of the Global Enable register at Power
Management Register I/O Space Offset 2Ah), then an
SMI is generated.
6
GP3 Timer Automatic Reload
0
GP3 Timer stops at 0 .............................default
1
Reload GP3 timer automatically after counting
down to 0
5-4
GP3 Timer Tick Select
00 Disable ...................................................default
01 1/16 second
10 1 second
11 1 minute
3
GP2 Timer Start
On setting this bit to 1, the GP2 timer loads the value
defined by Rx59 and starts counting down. The GP2
timer is reloaded at the occurrence of certain events
enabled in the GP Timer Reload Enable Register
(Power Management I/O Space Offset 38h). If no
such event occurs and the GP2 timer counts down to
zero, then the GP2 Timer Timeout Status bit is set to
one (bit-12 of the Global Status register at Power
Management Register I/O Space Offset 28h).
Additionally, if the GP2 Timer Timeout Enable bit is
set (bit-12 of the Global Enable register at Power
Management Register I/O Space Offset 2Ah), then an
SMI is generated.
2
GP2 Timer Automatic Reload
0
GP2 Timer stops at 0 .............................default
1
Reload GP2 timer automatically after counting
down to 0
1-0
GP2 Timer Tick Select
00 Disable ...................................................default
01 1/16 second
10 1 second
11 1 minute
Revision 1.71 June 9, 2000
Offset 59 – GP2 Timer ...................................................... RW
7
Write: GP2 Timer Load Value...............default = 0
Read: GP2 Timer Current Count
Offset 5A – GP3 Timer ..................................................... RW
7
Write: GP3 Timer Load Value...............default = 0
Read: GP3 Timer Current Count
-87-
Function 4 Regs - Power Management, SMBus and HWM
VT82C686B