AT86RF230 Atmel Corporation, AT86RF230 Datasheet - Page 3

• Manufacturer Part Number: AT86RF230
• Manufacturer: Atmel Corporation

Specifications of AT86RF230

• Crypto Engine: No
• Operating Voltage (vcc): 1.8 to 3.6
• Frequency Band: 2.4 GHz
• Max Data Rate (mb/s): 0.25
• Antenna Diversity: No
• External Pa Control: No
• Power Output (dbm): 3
• Receiver Sensitivity (dbm): -101
• Receive Current Consumption (ma): 16.0
• Transmit Current Consumption (ma): 17.0
• Link Budget (dbm): 104

3 General Circuit Description
Figure 3-1. Block Diagram of the AT86RF230
5131E-MCU Wireless-02/09
RFP
RFN
LNA
BATMON
AVREG
FTN
PPF
Q
I
Analog Domain
This single-chip radio transceiver provides a complete radio transceiver interface
between the antenna and the microcontroller. It comprises the analog radio transceiver
and the digital demodulation including time and frequency synchronization, and data
buffering. The number of external components is minimized such that only an antenna,
a crystal and four decoupling capacitors are required. The bidirectional differential
antenna pins are used for transmission and reception, so that no external antenna
switch is needed.
The AT86RF230 block diagram is shown in Figure 3-1.
The received RF signal at pins RFN and RFP is differentially fed through the low-noise
amplifier (LNA) to the RF filter (PPF) to generate a complex signal. This signal is
converted down by mixers to an intermediate frequency and fed to the integrated
channel filter (SSBF). The limiting amplifier provides sufficient gain to drive the
succeeding analog-to-digital converter (ADC) and generates a digital RSSI signal with
3 dB granularity. The ADC output signal is sampled by the digital base band receiver
(RX BBP).
The transmit modulation scheme is offset-QPSK (O-QPSK) with half-sine pulse shaping
and 32-length block coding (spreading) according to [1]. The modulation signal is
generated in the digital transmitter (TX BBP) and applied to the fractional-N frequency
synthesis (PLL) generating a coherent phase modulation required for demodulation of
O-QPSK signals. The frequency-modulated RF signal is fed to the power amplifier (PA).
An internal 128 byte RAM for RX and TX (Frame Buffer) buffers the data to be
transmitted or the received data. Two on chip low dropout (LDO) voltage regulators
provide the internal analog and digital 1.8V supply.
TX power
control
PA
SSBF
Limiter
AGC
Frequency
Synthesis
RSSI
XOSC
ADC
5
TX Data
DCLK
RX BBP
TX BBP
Control Logic/
Configuration
Registers
Digital Domain
Buffer
Fame
AT86RF230
Interface
DVREG
Slave
SPI
SLP_TR
CLKM
RST
MISO
SCLK
MOSI
IRQ
SEL
3