ATmega32M1 Atmel Corporation, ATmega32M1 Datasheet - Page 232

• Manufacturer Part Number: ATmega32M1
• Manufacturer: Atmel Corporation

Specifications of ATmega32M1

• Flash (kbytes): 32 Kbytes
• Pin Count: 32
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 12
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 27
• Ext Interrupts: 27
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Uart: 1
• Can: 1
• Lin: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 11
• Adc Resolution (bits): 10
• Adc Speed (ksps): 125
• Analog Comparators: 4
• Resistive Touch Screen: No
• Dac Channels: 1
• Dac Resolution (bits): 10
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 2
• Eeprom (bytes): 1024
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 14
• Input Capture Channels: 1
• Pwm Channels: 10
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

21.6.3
21.6.4
232
ATmega16M1/32M1/64M1
Offset Compensation Schemes
ADC Accuracy Definitions
The gain stage has a built-in offset cancellation circuitry that nulls the offset of differential mea-
surements as much as possible. The remaining offset in the analog path can be measured
directly by shortening both differential inputs using the AMPxIS bit with both inputs unconnected
(see
1 Control and Status register” on page
register” on page
ment results. Using this kind of software based offset correction, offset on any channel can be
reduced below one LSB.
An n-bit single-ended ADC converts a voltage linearly between GND and V
(LSBs). The lowest code is read as 0, and the highest code is read as 2
Several parameters describe the deviation from the ideal behavior:
Figure 21-10. Offset Error
• Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition
• Gain Error: After adjusting for offset, the Gain Error is found as the deviation of the last
(at 0.5 LSB). Ideal value: 0 LSB
transition (0x3FE to 0x3FF) compared to the ideal transition (at 1.5 LSB below maximum).
Ideal value: 0 LSB
“AMP0CSR – Amplifier 0 Control and Status register” on page
Output Code
248). This offset residue can be then subtracted in software from the measure-
Offset
Error
248, and
“AMP1CSR – Amplifier 1 Control and Status
V
REF
Input Voltage
247,
n
-1.
“AMP1CSR – Amplifier
Ideal ADC
Actual ADC
REF
8209D–AVR–11/10
in 2
n
steps