AD633JR Analog Devices Inc, AD633JR Datasheet - Page 7

IC ANALOG MULTIPLIER 8-SOIC

AD633JR

Manufacturer Part Number
AD633JR
Description
IC ANALOG MULTIPLIER 8-SOIC
Manufacturer
Analog Devices Inc
Datasheets

Specifications of AD633JR

Rohs Status
RoHS non-compliant
Function
Analog Multiplier
Number Of Bits/stages
4-Quadrant
Package / Case
8-SOIC (3.9mm Width)
No. Of Pins
8
Peak Reflow Compatible (260 C)
No
Frequency Max
1MHz
Ic Function
Analog Multiplier IC
Accuracy
2 %
Accuracy %
2%
Output Voltage
11V
Supply Voltage Max
18V
Leaded Process Compatible
No
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD633JR
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD633JR
Manufacturer:
ADI
Quantity:
3 395
Part Number:
AD633JR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD633JRZ
Manufacturer:
ANALO
Quantity:
50
Part Number:
AD633JRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD633JRZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD633JRZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FUNCTIONAL DESCRIPTION
The AD633 is a low cost multiplier comprising a translinear
core, a buried Zener reference, and a unity-gain connected
output amplifier with an accessible summing node. Figure 1
shows the functional block diagram. The differential X and Y
inputs are converted to differential currents by voltage-to-
current converters. The product of these currents is generated
by the multiplying core. A buried Zener reference provides an
overall scale factor of 10 V. The sum of (X × Y)/10 + Z is then
applied to the output amplifier. The amplifier summing node Z
allows the user to add two or more multiplier outputs, convert
the output voltage to a current, and configure various analog
computational functions.
Inspection of the block diagram shows the overall transfer
function is
W
=
(
X1
X2
10
)(
V
Y1
Y2
)
+
Z
Rev. H | Page 7 of 16
(1)
ERROR SOURCES
Multiplier errors consist primarily of input and output offsets,
scale factor error, and nonlinearity in the multiplying core. The
input and output offsets can be eliminated by using the optional
trim of Figure 10. This scheme reduces the net error to scale
factor errors (gain error) and an irreducible nonlinearity
component in the multiplying core. The X and Y nonlinearities
are typically 0.4% and 0.1% of full scale, respectively. Scale
factor error is typically 0.25% of full scale. The high impedance
Z input should always reference the ground point of the driven
system, particularly if it is remote. Likewise, the differential X
and Y inputs should reference their respective grounds to
realize the full accuracy of the AD633.
50kΩ
+V
–V
Figure 10. Optional Offset Trim Configuration
S
S
300kΩ
1kΩ
±50mV
TO APPROPRIATE
INPUT TERMINAL
(FOR EXAMPLE, X2, Y2, Z)
AD633

Related parts for AD633JR