ADAU1701JSTZ Analog Devices Inc, ADAU1701JSTZ Datasheet - Page 16

• Manufacturer Part Number: ADAU1701JSTZ
• Description: IC AUDIO PROC 2ADC/4DAC 48-LQFP
• Manufacturer: Analog Devices Inc
• Series: SigmaDSP®r
• Type: Audio Processorr

Specifications of ADAU1701JSTZ

• Design Resources: Analog Audio Input, Class-D Output with ADAU1701, SSM2306, and ADP3336 (CN0162)
• Applications: Automotive, Monitors, MP3
• Mounting Type: Surface Mount
• Package / Case: 48-LQFP
• Audio Control Type: Digital
• Control Interface: I2C, Serial
• Supply Voltage Range: 1.8V, 3.3V
• Operating Temperature Range: 0°C To +70°C
• Audio Ic Case Style: LQFP
• No. Of Pins: 48
• Svhc: No SVHC
• Control / Process Application: MP3 Player Speaker Docks, Automotive Head Units, Studio Monitors
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADAU1701MINIZ - BOARD EVAL SIGMADSP AUD ADAU1701EVAL-ADAU1701EBZ - BOARD EVAL FOR ADAU1701
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

ADAU1701
of these can be turned off by writing a 1 to the appropriate bits
in this register. The ADC power-down mode powers down both
ADCs, and each DAC can be powered down individually. The
current savings is about 15 mA when the ADCs are powered
down and about 4 mA for each DAC that is powered down. The
voltage reference, which is supplied to both the ADCs and
DACs, should only be powered down if all ADCs and DACs are
powered down. The reference is powered down by setting both
Bit 6 and Bit 7 of the control register.
USING THE OSCILLATOR
The ADAU1701 can use an on-board oscillator to generate its
master clock. The oscillator is designed to work with a 256 × f
master clock, which is 12.288 MHz for a f
11.2896 MHz for a f
circuit should be an AT-cut, parallel resonator operating at its
fundamental frequency. Figure 14 shows the external circuit
recommended for proper operation.
The 100 Ω damping resistor on OSCO gives the oscillator a
voltage swing of approximately 2.2 V. The crystal shunt capaci-
tance should be 7 pF. Its load capacitance should be about 18 pF,
although the circuit supports values of up to 25 pF. The necessary
values of the C1 and C2 load capacitors can be calculated from
the crystal load capacitance as follows:
where C
assumed to be approximately 2 pF to 5 pF.
OSCO should not be used to directly drive the crystal signal to
another IC. This signal is an analog sine wave and is not
appropriate to drive a digital input. There are two options for
using the ADAU1701 to provide a master clock to other ICs in
the system. The first, and less recommended method, is to use a
high impedance input digital buffer on the OSCO signal. If this
is done, minimize the trace length to the buffer input. The
second method is to use a clock from the serial output port.
Pin MP11 can be set as an output (master) clock divided down
from the internal core clock. If this pin is set to serial output
port (OUTPUT_BCLK) mode in the multipurpose pin
configuration register (2081) and the port is set to master in
the serial output control register (2078), the desired output
frequency can also be set in the serial output control register
with Bits OBF [1:0] (see Table 49).
C
L
stray
=
C1
C1
is the stray capacitance in the circuit and is usually
×
+
C2
C2
Figure 14. Crystal Oscillator Circuit
+
S
C
of 44.1 kHz. The crystal in the oscillator
C1
C2
stray
100Ω
ADAU1701
OSCO
MCLKI
S
of 48 kHz and
Rev. 0 | Page 16 of 52
S
If the oscillator is not utilized in the design, it can be powered
down to save power. This can be done if a system master clock
is already available in the system. By default, the oscillator is
powered on. The oscillator powers down when a 1 is written to
the OPD bit of the oscillator power-down register (see Table 60).
SETTING MASTER CLOCK/PLL MODE
The MCLK input of the ADAU1701 feeds a PLL, which generates
the 50 MIPS SigmaDSP core clock. In normal operation, the
input to MCLK must be one of the following: 64 × f
384 × f
mode is set on PLL_MODE0 and PLL_MODE1 as described in
Table 12. If the ADAU1701 is set to receive double-rate signals
(by reducing the number of program steps per sample by a factor
of 2 using the core control register), the master clock frequencies
must be 32 × f
is set to receive quad-rate signals (by reducing the number of
program steps per sample by a factor of 4 using the core control
register), the master clock frequencies must be 16 × f
96 × f
on MCLK so that the ADAU1701 can complete its initialization
routine.
Table 12. PLL Modes
MCLKI Input
64 × f
256 × f
384 × f
512 × f
The clock mode should not be changed without also resetting
the ADAU1701. If the mode is changed during operation, a
click or pop can result in the output signals. The state of the
PLL_MODEx pins should be changed while RESET is held low.
The PLL loop filter should be connected to the PLL_LF pin. This
filter, shown in Figure 15, includes three passive components—
two capacitors and a resistor. The values of these components
do not need to be exact; the tolerance can be up to 10% for the
resistor and up to 20% for the capacitors. The 3.3 V signal shown in
Figure 15 can be connected to the AVDD supply of the chip.
S
S
, or 128 × f
S
S
S
S
, or 512 × f
S
, 128 × f
S
. On power-up, a clock signal must be present
S
, where f
3.3nF
Figure 15. PLL Loop Filter
S
PLL_MODE0
0
0
1
1
, 192 × f
PLL_LF
S
is the input sampling rate. The
ADAU1701
S
3.3V
, or 256 × f
475Ω
56nF
S
. If the ADAU1701
PLL_MODE1
0
1
0
1
S
, 64 × f
S
, 256 × f
S
,
S
,