AD5532B Analog Devices, AD5532B Datasheet
AD5532B
Specifications of AD5532B
Available stocks
Related parts for AD5532B
AD5532B Summary of contents
Page 1
... V reference on REF_IN as well as an offset voltage on OFFS_IN. PRODUCT HIGHLIGHTS 1. 32-channel, 14-bit DAC in one package, guaranteed monotonic. 2. The AD5532B is available in a 74-lead CSPBGA with a body size infinite sample-and-hold mode, a total unadjusted error of ± 2 achieved by laser-trimming on-chip resistors. FUNCTIONAL BLOCK DIAGRAM ...
Page 2
... DC Output Impedance Output Range Output Current Capacitive Load ( +16 +2 +5.25 V; AGND = DGND = DAC_GND = 0 V; REF_IN = – All outputs unloaded. All specifications T DD AD5532B Version Unit 14 Bits ± 0. FSR max ± 1 LSB max 90/170/250 mV min/typ/max 3.52 typ – ...
Page 3
... B Version: Industrial temperature range –40°C to +85°C; typical at +25°C. 3 Input range 100 Guaranteed by design and characterization, not production tested. 5 AD780 as reference for the AD5532B. 6 Ensure that you do not exceed T (max). See Absolute Maximum Ratings section Guaranteed by design and characterization, not production tested. ...
Page 4
... These numbers are measured with the load circuit of Figure 2. 5 SYNC should be taken low while SCLK is low for readback. Specifications subject to change without notice +16 –4. –16 MIN AD5532B Version Unit µs max 22 µs max 10 1 nV-s typ ...
Page 5
... Figure 4. 24-Bit Write (DAC Mode Figure 5. 14-Bit Read (Both Readback Modes) –5– AD5532B I OL 200 A TO OUTPUT 1.6V C PIN L 50pF I OH 200 A Timing Specifications OUT LSB ...
Page 6
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5532B features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 7
... F2 VO21 F10 AGND2 F11 VO6 G1 VO24 G2 VO8 G10 VO5 G11 VO3 H1 VO23 H2 VIN H10 VO4 H11 VO7 J1 VO22 J2 VO19 J6 VSS2 –7– AD5532B CSPBGA Ball Number Name J10 VO9 J11 VO11 K1 VO17 K2 VO15 K3 VO27 K4 VSS3 K5 VSS1 ...
Page 8
... AD5532B Mnemonic Description AGND (1–2) Analog GND Pins AV (1–2) Analog Supply Pins. Voltage range from 4. 5. (1–4) V Supply Pins. Voltage range from 16 (1–4) V Supply Pins. Voltage range from –4. –16 DGND Digital GND Pins DV Digital Supply Pins ...
Page 9
... Ideal Gain 3.52 for AD5532B 1 Output Settling Time This is the time taken from when the last data bit is clocked into the DAC until the output has settled to within ± 0.39%. OFFS_IN Settling Time This is the time taken from a 0 V–3 V step change in input voltage on OFFS_IN until the output has settled to within ± ...
Page 10
... Performance Characteristics AD5532B 1 REFIN 0 OFFS_IN 0.6 0.4 0.2 0.0 –0.2 –0.4 –0.6 –0.8 –1 10k 12k 14k 16k DAC CODE TPC 1. Typical DNL Plot 3.530 REFIN 3.525 3.520 3.515 –2 –4 –6 SINK/SOURCE CURRENT – ...
Page 11
... OUT Reset Function The reset function on the AD5532B can be used to reset all nodes on this device to their power-on-reset condition. This is imple- mented by applying a low going pulse of between 90 ns and 200 ns to the TRACK/RESET pin on the device. If the applied pulse is less than 90 ns assumed glitch and no operation takes place ...
Page 12
... The output buffer IN is then switched from V to the output of the DAC. IN MODES OF OPERATION The AD5532B can be used in four different modes of oper- ation. These modes are set by two mode bits, the first two bits in the serial word. MSB MODE BIT 1 MODE BIT 2 MSB ...
Page 13
... DSPs and microcontrollers. Figures 3, 4, and 5 show the timing diagram for a serial read and write to the AD5532B. The serial interface works with both a con- tinuous and a noncontinuous serial clock. The first falling edge of SYNC resets a counter that counts the number of serial clocks ...
Page 14
... DSP’s serial clock and clocked into the AD5532B on the falling edge of its SCLK. In readback, 16 bits of data are clocked out of the AD5532B on each rising edge of SCLK and clocked into the DSP on the rising edge of SCLK ignored ...
Page 15
... Measurement Application Circuit REV. A Typical Application Circuit (ISHA Mode) The AD5532B can be used to set up voltage levels on 32 channels as shown in the circuit below. An AD780 provides the 3 V refer- ence for the AD5532B, and for the AD5541 16-bit DAC. A simple 3-wire serial interface is used to write to the AD5541. Because the AD5541 has an output resistance of 6 ...
Page 16
... PM_GS AD5532B The power supply lines of the AD5532B should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board, and should never be run near the reference inputs ...