AD7304 Analog Devices, AD7304 Datasheet

no-image

AD7304

Manufacturer Part Number
AD7304
Description
+3V/+5V, Rail-to-Rail Quad, 8-Bit DAC Serial-IN
Manufacturer
Analog Devices
Datasheet

Specifications of AD7304

Resolution (bits)
8bit
Dac Update Rate
1MSPS
Dac Settling Time
1µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Ser,SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7304B
Quantity:
6 219
Company:
Part Number:
AD7304BN
Quantity:
217
Part Number:
AD7304BR
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD7304BRU
Manufacturer:
AD
Quantity:
2 201
Part Number:
AD7304BRU-REEL7
Manufacturer:
SOSHIN
Quantity:
379
Part Number:
AD7304BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7304BRZ
Manufacturer:
TI
Quantity:
84
Part Number:
AD7304BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
Four 8-bit DACs in one package
+3 V, +5 V, and ±5 V operation
Rail-to-rail REF input to voltage output swing
2.6 MHz reference multiplying bandwidth
Internal power-on reset
SPI serial interface-compatible—AD7304
Fast parallel interface—AD7305
40 µA power shutdown
APPLICATIONS
Automotive output span voltage
Instrumentation, digitally controlled calibration
Pin-compatible AD7226 replacement when V
GENERAL DESCRIPTION
The AD7304/AD7305
a single +3 V to +5 V supply, or ±5 V supplies. The AD7304 has
a serial interface, while the AD7305 has a parallel interface.
Internal precision buffers swing rail-to-rail. The reference input
range includes both supply rails, allowing for positive or negative
full-scale output voltages. Operation is guaranteed over the
supply voltage range of 2.7 V to 5.5 V, consuming less than
9 mW from a 3 V supply.
The full-scale voltage output is determined by the external
reference input voltage applied. The rail-to-rail V
DAC V
supply, V
The AD7304’s doubled-buffered serial data interface offers high
speed, 3-wire, SPI®-, and microcontroller-compatible inputs
using data in (SDI), clock (CLK), and chip select ( CS ) pins.
Additionally, an internal power-on reset sets the output to zero
scale.
The parallel input AD7305 uses a standard address decode
along with the WR control line to load data into the input
registers.
The double-buffered architecture allows all four input registers
to be preloaded with new values, followed by an LDAC control
strobe that copies all the new data into the DAC registers,
thereby updating the analog output values.
_____________________________________________________
1
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
Protected under Patent No. 5684481.
OUT
DD
allows for a full-scale voltage set equal to the positive
, the negative supply, V
1
are quad, 8-bit DACs that operate from
SS
, or any value in between.
DD
REF
< 5.5 V
input to
When operating from less than 5.5 V, the AD7305 is
pin-compatible with the popular industry-standard AD7226.
An internal power-on reset places both parts in the zero-scale
state at turn-on. A 40 µA power shutdown (SHDN) feature is
activated on both parts by three-stating the SDI/SHDN pin on
the AD7304 and three-stating the A0/SHDN address pin on the
AD7305.
The AD7304/AD7305 are specified over the extended industrial
−40°C to +85°C and the automotive −40°C to +125°C
temperature ranges. AD7304s are available in a wide-body
16-lead SOIC (R-16) package. The parallel input AD7305 is
available in the wide-body 20-lead SOIC (R-20) surface-mount
package. For ultracompact applications, the thin 1.1 mm,
16-lead TSSOP (RU-16) package is available for the AD7304,
while the 20-lead TSSOP (RU-20) houses the AD7305.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
SDI/SHDN
A0/SHDN
DB0
DB1
DB2
DB3
DB4
DB5
DB6
CLK
WR
A1
CS
FUNCTIONAL BLOCK DIAGRAMS
PWR-ON
PWR-ON
DECODE
RESET
SERIAL
RESET
REG
V
V
V
SS
DD
DD
8
GND
8
8
© 2004 Analog Devices, Inc. All rights reserved.
REG B
REG C
REG D
REG A
INPUT
INPUT
INPUT
INPUT
REG B
REG A
INPUT
INPUT
REG C
INPUT
REG D
INPUT
3 V/5 V, Rail-to-Rail
CLR
8
8
8
8
8
8
8
Figure 1.
Figure 2.
8
AD7304/AD7305
DAC B
DAC A
DAC C
DAC D
DAC B
DAC C
DAC D
DAC A
LDAC
Quad, 8-Bit DAC
REG
REG
REG
REG
REG
REG
REG
REG
LDAC
V
8
8
8
V
8
8
8
8
V
8
REF
REF
REF
V
B V
C V
SS
DAC B
DAC D
DAC A
DAC C
DAC D
DAC A
DAC B
DAC C
REF
REF
www.analog.com
D
A
AD7305
AD7304
GND
V
V
V
V
V
V
V
V
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
A
B
C
D
A
B
C
D

Related parts for AD7304

AD7304 Summary of contents

Page 1

... The AD7304/AD7305 are quad, 8-bit DACs that operate from a single + supply, or ±5 V supplies. The AD7304 has a serial interface, while the AD7305 has a parallel interface. Internal precision buffers swing rail-to-rail. The reference input range includes both supply rails, allowing for positive or negative full-scale output voltages ...

Page 2

... Absolute Maximum Ratings............................................................ 5 ESD Caution.................................................................................. 5 Pin Configurations and Function Descriptions ........................... 8 Typical Performance Characteristics ........................................... 10 Circuit Operation ........................................................................... 14 DAC Section................................................................................ 14 AD7304 Serial Data Interface ....................................................... 15 AD7304 Hardware Shutdown SHDN...................................... 15 Revision History 11/04—Data Sheet Changed from Rev Rev. C Update Format ....................................................................Universal Update Features ................................................................................ 1 Changes to Figure 35...................................................................... 15 Add Power-Up Sequence ...

Page 3

... Zero-Scale Error V ZSE Full-Scale Voltage Error V FSE Full-Scale Temperature TCV FS 3 Coefficient REFERENCE INPUT V Range V REFIN REFIN Input Resistance (AD7304) R REFIN Input Resistance (AD7305) R REFIN 3 C Input Capacitance REFIN ANALOG OUTPUTS Output Voltage Range V OUT Output Current Drive I OUT Shutdown Resistance ...

Page 4

... and Table 2. Parameter 1, 2 INTERFACE TIMING SPECIFICATIONS AD7304 Only Clock Width High Clock Width Low Data Setup Data Hold Load Pulse Width Load Setup Load Hold Clear Pulse Width Select Deselect AD7305 Only ...

Page 5

... 0 affect device reliability. −0 0 – T )/θ J MAX A JA 73°C/W 180°C/W 74°C/W 155°C/W 150°C −40°C to +85°C −65°C to +150°C 235°C 220°C Rev Page AD7304/AD7305 ...

Page 6

... One input register receives the data bits D7–D0 decoded from the SR address bits (A1, A0), where REG A = (0, 0 (0, 1 (1, 0), and D = (1, 1). LDAC is a level-sensitive input. 3 Table 5. AD7304 Serial Input Register Data Format, Data is Loaded in MSB-First Format MSB B11 B10 B9 ...

Page 7

... All input register contents latched No effect, device not selected A0 D0– LDAC OUT Figure 6. AD7305 General Timing Diagram t SDN A0/SHDN I DD Figure 7. AD7305 Timing Diagram Zoom In Rev Page AD7304/AD7305 t LDW ±1 LSB ERROR BAND t SDR ...

Page 8

... AD7304/AD7305 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS Table 7. AD7304 Pin Function Descriptions Pin No. Mnemonic Description Channel B Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to V OUT Output is open circuit when SHDN is enabled Channel A Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to V OUT Output is open circuit when SHDN is enabled ...

Page 9

... WR DB7 7 DB0 14 DB6 8 DB1 13 DB5 9 12 DB2 DB4 10 DB3 11 Figure 9. AD7305 Pin Configuration full-scale voltage. Specified range of operation is V OUT Rev Page AD7304/AD7305 B pin. Output is REF A pin. Output is REF < V < REF pin. Output is REF C pin. Output is REF ...

Page 10

... AD7304/AD7305 TYPICAL PERFORMANCE CHARACTERISTICS 144 –5V SS 120 REF DD DATA = 0x00 (mV) OUT Figure 10. I Sink vs. V Rail-to-Rail Performance OUT OUT –35 –28 –21 –14 –7 0 4.0 4.2 4.4 4.6 V OUTPUT VOLTAGE (V) OUT Figure 11. I SOURCE vs. V Rail-to-Rail Performance ...

Page 11

... Figure 18. Multiplying Mode Gain vs. Frequency +5V DATA = 0xFF 0V –5V +5V 0V – +5V = –5V = 100mV rms 1 0.1 0.01 0.001 10M 10m Rev Page AD7304/AD7305 NO LOAD 150pF R = 70kΩ 10kΩ L 5µs/DIV Figure 19. Time to Shutdown Figure 20. Shutdown Recovery Time (Wakeup +5V ...

Page 12

... AD7304/AD7305 + –5V SS 0.1 0.01 0.001 20 100 1k FREQUENCY (Hz) Figure 22. THD vs. Frequency 3.0 2.4 1.8 1.2 0 100 1k FREQUENCY (Hz) Figure 23. Output Noise Voltage Density vs. Frequency V B OUT – +2.5V REF DAC A = 0xFF DAC B = 0x00 F = 2MHz CLK 50ns/DIV 50ns/DIV Figure 24. Digital Feedthrough V OUT CS 10k 100k +5V ...

Page 13

... Figure 32. Normalized TUE Drift Accelerated by Burn-In Hours – +2.5V REF 85 105 125 Rev Page AD7304/AD7305 V = +5. –5. +2.5V REF PIN A0 FLOATING –35 – TEMPERATURE ( ° C) Figure 31. Shutdown Supply Current vs. Temperature = +25 ° C READING MADE AT T ...

Page 14

... Both parts share the same internal DAC design and true rail-to-rail output buffers. The AD7304 contains four independent multiplying reference inputs, while the AD7305 has one common reference input. The AD7304 uses a 3-wire SPI-compatible serial data interface, while the AD7305 offers an 8-bit parallel data interface. ...

Page 15

... Table 4, Table 5, and Figure 5. Two additional pins, CLR and LDAC , on the AD7304 provide hardware control over the clear function and the DAC register loading. If these functions are not needed, the CLR pin can be tied to logic high, and the LDAC pin can be tied to logic low ...

Page 16

... AD7304/AD7305 AD7305 PARALLEL DATA INTERFACE The AD7305 has an 8-bit parallel interface DB7 = MSB, DB0 = LSB. Two address bits, A1 and A0, are decoded when an active low write strobe is placed on the WR pin, see Table 6. The level-sensitive input pin, therefore, the data setup and data hold times defined in the Timing Specifications section need to be adhered to ...

Page 17

... APPLICATIONS The AD7304/AD7305 are inherently 2-quadrant multiplying DACs. That is, they can easily be set up for unipolar output operation. The full-scale output polarity is the same as the reference input voltage polarity. In some applications, it may be necessary to generate the full 4-quadrant multiplying capability or a bipolar output swing. ...

Page 18

... AD7304/AD7305 OUTLINE DIMENSIONS 10.50 (0.4134) 10.10 (0.3976 7.60 (0.2992) 7.40 (0.2913) 10.65 (0.4193 10.00 (0.3937) 1.27 (0.0500) 2.65 (0.1043) BSC 2.35 (0.0925) 0.30 (0.0118) 0.10 (0.0039) 0.51 (0.0201) SEATING COPLANARITY 0.33 (0.0130) PLANE 0.10 0.31 (0.0122) 0.20 (0.0079) COMPLIANT TO JEDEC STANDARDS MS-013AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN Figure 39 ...

Page 19

... AD7304BRZ-REEL –40°C to +85°C AD7304YR –40°C to +125°C 1 AD7304YRZ –40°C to +125°C AD7304BRU –40°C to +85°C AD7304BRU-REEL7 –40°C to +85°C AD7305BR –40°C to +85°C AD7305BR-REEL –40°C to +85°C AD7305YR –40°C to +125°C AD7305YR-REEL – ...

Page 20

... AD7304/AD7305 NOTES © 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective companies. Printed in the U.S.A. C01114-0-11/04(C) Rev Page ...

Related keywords