AD8600 Analog Devices, AD8600 Datasheet
AD8600
Specifications of AD8600
Available stocks
Related parts for AD8600
AD8600 Summary of contents
Page 1
... At system power up or during fault recovery the reset (RS) pin forces all DAC registers into the zero state which places zero volts at all DAC outputs. The AD8600 is offered in the PLCC-44 package. The device is designed and tested for operation over the extended industrial temperature range of – +85 C. ...
Page 2
... AD8600–SPECIFICATIONS SINGLE SUPPLY (@ DD1 DD2 Parameter Symbol 1 STATIC PERFORMANCE Resolution N 2 Relative Accuracy INL 2 Differential Nonlinearity DNL Full-Scale Voltage V FS Full-Scale Tempco TCV FS Zero Scale Error V ZSE V ZSE Reference Input Resistance R REF ANALOG OUTPUT 2 Output Voltage Range OVR SS Output Current ...
Page 3
... V, No Load – Load & pF DD1 DD2 –3– AD8600 +85 C, unless otherwise noted) A Min Typ Max 8 –1 3 –1 1/2 +1 –1 1/4 +1 3.473 3.486 3.500 – – – ...
Page 4
... AD8600 ELECTRICAL CHARACTERISTICS Parameter 1, 2 INTERFACE TIMING Clock (EN) Frequency Clock (EN) High Pulse Width Clock (EN) LowPulse Width Data Setup Time Data Hold Time Address Setup Time Address Hold Time Valid Address to Data Valid Load Enable Setup Time Load Enable Hold Time Read/Write to Clock (EN) ...
Page 5
... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8600 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...
Page 6
... AD8600 TRANSFER EQUATIONS Output Voltage V REF 256 where i is the DAC channel number and D is the decimal value of the DAC register data. Table I. Truth Table EN R Operation Write to DAC Register – Update DAC Register – H Update DAC Register ...
Page 7
... CODE = + GAIN 0 0 –45 –5 –90 –10 PHASE –15 1k 10k 100k 1M 10M FREQUENCY – Hz Figure 11. Gain & Phase vs. Frequency REV. 0 Typical Performances Characteristics–AD8600 3. + – 3.5V REF 3.49 3.48 3.47 –50 – 100 125 TEMPERATURE – C Figure 6. Full-Scale Voltage vs. ...
Page 8
... For the tran- sistors used in the AD8600, this is approximately 40 mV. The AD8600 was not designed to swing to the positive rail in con- trast to some of ADI’s other DACs (for example, the AD8582). The output stage of the amplifier is actually capable of swinging to the positive rail, but the input stage limits this swing to ap- proximately 1 ...
Page 9
... V with reference ensure that the input logic levels do not change. Reference Input Considerations The AD8600 is designed for one reference to drive all 16 DACs. The reference pin (V ders of each DAC. With 16 DACs in parallel, the input imped- ance is typically 2 k and a minimum of 1 The input resistance is code dependent ...
Page 10
... N1, the other 15 channels are achieved. All of the logic for the AD8600 is level sensitive and not edge triggered. For example, if all the control inputs (CS, R/W, EN, LD) are low, the input and DAC registers are transparent and any change in the digital inputs will immediately change the DAC’ ...
Page 11
... Figure 21. Port C of the 68HC11 is used as a bidirectional input/output data port to write to and read from the AD8600. Port B is used for address- ing and control information. The bottom 4 LSBs of Port B are the address, and the top 4 MSBs are the control lines (LD, CS, EN, and R/W) ...
Page 12
... AD8600 * This program contains subroutines to read and write * to the AD8600 from the 68HC11. * program has been included, to continuously ramp the * output giving a triangle wave output The following connections need to be made: * 68HC11 AD8600 * GND DGND1,2 * PC0-PC7 DB0–DB7 respectively, data port ...
Page 13
... The AD600 requires a dc voltage to adjust its gain over range. Since dual, the two variable gain amplifiers can be cascaded to achieve gain. The AD8600 is used to generate a ramped output to control the gain of the AD600. The slope of the ramp should correspond to the time delay of the ultrasound signal ...
Page 14
... This point is the most demanding because all of the R-2R ladder switches are changing state. The AD8600’s glitch impulse is shown in Figure 25. Calculating the value of the glitch is accomplished by calculating the area of the pulse, which for the AD8600 is: Glitch Impulse = (1/2) (100 mV) (200 ns sec. V OUT ...
Page 15
... REV. 0 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). (P-44A) 0.180 (4.57) 0.165 (4.19) 0.048 (1.21) 0.056 (1.42) 0.042 (1.07) 0.042 (1.07 PIN 1 39 IDENTIFIER TOP VIEW 0.656 (16.66) SQ 0.650 (16.51) 0.110 (2.79) 0.695 (17.65) SQ 0.085 (2.16) 0.685 (17.40) –15– AD8600 0.025 (0.63) 0.015 (0.38) 0.021 (0.53) 0.013 (0.33) 0.63 (16.00) 0.59 (14.99) 0.032 (0.81) 0.026 (0.66) 0.050 (1.27) BSC 0.040 (1.01) 0.025 (0.64) ...
Page 16
... AD8600 –16– REV. 0 ...