STM8L151F2 STMicroelectronics, STM8L151F2 Datasheet - Page 9

no-image

STM8L151F2

Manufacturer Part Number
STM8L151F2
Description
STM8L-Ultra Low Power-8 bits Microcontrollers
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8L151F2

Operating Power Supply
1.65 to 3.6 V (without BOR), 1.8 to 3.6 V (with BOR)
Temperature Range
-40 to 85 or 125 °C
5 Low Power Modes
Wait, Low power run, Low power wait, Active-halt with RTC, Halt
Ultralow Leakage Per I/0
50 nA
Fast Wakeup From Halt
5 μs
Max Freq
16 MHz, 16 CISC MIPS peak

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8L151F2
Manufacturer:
ST
0
Part Number:
STM8L151F2P6
Manufacturer:
ST
0
Part Number:
STM8L151F2U6
Manufacturer:
ST
0
Part Number:
STM8L151F2U6TR
Manufacturer:
CYPRESS
Quantity:
3 000
Part Number:
STM8L151F2U6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8L151F2U6TR
Manufacturer:
ST
0
STM8L151x2, STM8L151x3
1
Introduction
This document describes the features, pinout, mechanical data and ordering information for
the Low density STM8L15xxx devices: STM8L151x2 and STM8L151x3 microcontrollers
with a Flash memory density of up to 8 Kbytes.
For further details on the STMicroelectronics Ultralow power family please refer to
Section 2.2: Ultralow power continuum on page
For detailed information on device operation and registers, refer to the reference manual
(RM0031).
For information on to the Flash program memory and data EEPROM, refer to the
programming manual (PM0054).
For information on the debug module and SWIM (single wire interface module), refer to the
STM8 SWIM communication protocol and debug module user manual (UM0470).
For information on the STM8 core, refer to the STM8 CPU programming manual (PM0044).
Low density devices provide the following benefits:
Integrated system
Ultralow power consumption
Advanced features
Short development cycles
Up to 8 Kbytes of low-density embedded Flash program memory
256 bytes of data EEPROM
1 Kbyte of RAM
Internal high-speed and low-power low speed RC.
Embedded reset
1 µA in Active-halt mode
Clock gated system and optimized power management
Capability to execute from RAM for Low power wait mode and Low power run
mode
Up to 16 MIPS at 16 MHz CPU clock frequency
Direct memory access (DMA) for memory-to-memory or peripheral-to-memory
access.
Application scalability across a common family product architecture with
compatible pinout, memory map and modular peripherals.
Wide choice of development tools
Doc ID 018780 Rev 3
13.
Introduction
9/111

Related parts for STM8L151F2