DS1307 Maxim, DS1307 Datasheet - Page 11

no-image

DS1307

Manufacturer Part Number
DS1307
Description
The DS1307 serial real-time clock (RTC) is a low-power, full binary-coded decimal (BCD) clock/calendar plus 56 bytes of NV SRAM
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS1307
Quantity:
93 291
Part Number:
DS1307
Manufacturer:
DS
Quantity:
5 510
Part Number:
DS1307
Manufacturer:
HAR
Quantity:
13
Part Number:
DS1307
Manufacturer:
DALLAS
Quantity:
853
Part Number:
DS1307
Manufacturer:
ST
0
Part Number:
DS1307
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS1307+
Manufacturer:
Maxim
Quantity:
7 457
Part Number:
DS1307+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS1307N
Manufacturer:
DALLAS
Quantity:
1 000
Part Number:
DS1307N
Manufacturer:
DALLAS
Quantity:
53
Part Number:
DS1307N
Manufacturer:
MAXIM
Quantity:
1 190
Part Number:
DS1307N
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1307N+
Manufacturer:
MAXIM
Quantity:
3 000
Part Number:
DS1307N+
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS1307Z
Manufacturer:
MAXIM
Quantity:
1 564
Part Number:
DS1307Z
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS1307Z+
Manufacturer:
Maxim
Quantity:
10 573
Figure 3. Data Transfer on I
Depending upon the state of the R/W bit, two types of data transfer are possible:
1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the
2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted
slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received
byte. Data is transferred with the most significant bit (MSB) first.
by the master. The slave then returns an acknowledge bit. This is followed by the slave transmitting a number
of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the
end of the last received byte, a “not acknowledge” is returned.
The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is
ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also
the beginning of the next serial transfer, the bus will not be released. Data is transferred with the most
significant bit (MSB) first.
SDA
SCL
CONDITION
START
MSB
1
2
2
C Serial Bus
6
7
DIRECTION
SIGNAL FROM RECEIVER
ACKNOWLEDGEMENT
R/ W
BIT
8
ACK
9
11 of 14
1
REPEATED IF MORE BYTES
2
ARE TRANSFERED
DS1307 64 x 8, Serial, I
SIGNAL FROM RECEIVER
3-7
ACKNOWLEDGEMENT
8
ACK
9
2
C Real-Time Clock
CONDITION
CONDITION
REPEATED
START
STOP
OR

Related parts for DS1307