71M6533G Maxim, 71M6533G Datasheet - Page 46

• Manufacturer Part Number: 71M6533G
• Description: The Teridian™ 71M6533 and 71M6534 are third-generation polyphase metering systems-on-chips (SoCs) with a 10MHz 8051-compatible MPU core, low-power RTC, flash, and LCD driver
• Manufacturer: Maxim

With a minimum of 15 driver pins always available and a total of 57 (71M6533) or 75 (71M6534) driver
pins in the maximum configuration, the device is capable of driving between 60 to 228 pixels (71M6533)
1.5.8 LCD Drivers
The device contains a total of 57 (71M6533) or 75 (71M6534) dedicated and multiplexed LCD drivers,
which are grouped as follows:
•
•
•
•
•
or 60 to 300 pixels (71M6534) of an LCD display with 25% duty cycle. At eight pixels per digit, this
corresponds to 7.5 to 28 digits for the 71M6533 or 7.5 to 37 digits for the 71M6534. The LCD interface is
flexible and can drive 7-segment digits, 14- segments digits or enunciator symbols.
For each multi-use pin, the corresponding LCD_BITMAP[] bit (see
the pin for DIO or LCD operation. The mapping of the LCD_BITMAP[] bits is specified in Section
RAM and SFR Map
– COM3).
LCD segment data is written to the LCD_SEGn[3:0] I/O RAM registers as described in
RAM Description – Alphabetical
to 0 some registers use physical bits 4 to 7.
The segment driver SEG18 can be configured to blink at either 0.5 Hz or 1 Hz. The blink rate is controlled
by LCD_Y. There can be up to four pixels/segments connected to this driver pin. The I/O RAM field
LCD_BLKMAP18[3:0] identifies which pixels, if any, are to blink.
The LCD bias may be compensated for temperature using the LCD_DAC[2:0] bits in I/O RAM. The bias
may be adjusted from 1.4 V below the 3.3 V supply (V3P3SYS in mission mode and BROWNOUT
46
15 dedicated LCD segment drivers (SEG0 to SEG2, SEG8, SEG12 to SEG18, SEG20 to SEG23)
4 drivers multiplexed with the SPI port (SEG3 to SEG6)
2 drivers multiplexed with MUX_SYNC and CKTEST (SEG7 and SEG19)
3 or 8 drivers multiplexed with the ICE interface
33 or 46 multi-use LCD/DIO pins described in
o
o
o
o
71M6533 – 3 drivers (SEG9 to SEG11)
71M6534 – 8 drivers (SEG9 to SEG11 and SEG51 to SEG55)
71M6533 – 33 pins
71M6534 – 46 pins
Not recommended
HIGH-Z
HIGH
LOW
–Functional Order. The LCD drivers are supported by the four common pins (COM0
BROWNOUT
MISSION
LCD/SLEEP
Figure 9: Connecting an External Load to DIO Pins
Order. Note that even though the register names call out bit numbers 3
DIO
V3P3SYS
V3P3D
GNDD
VBAT
Section 1.5.7
Digital I/O
Recommended
Section 1.5.7
HIGH-Z
HIGH
LOW
BROWNOUT
MISSION
LCD/SLEEP
Digital I/O)
DIO
V3P3SYS
VBAT
V3P3D
GNDD
Section 5.2
is used to select
5.1 I/O
I/O
Rev 2