A43L0616B AMIC Technology, Corp., A43L0616B Datasheet
A43L0616B
Available stocks
Related parts for A43L0616B
A43L0616B Summary of contents
Page 1
... Preliminary Document Title 512K X 16 Bit X 2 Banks Synchronous DRAM Revision History Rev. No. History 0.0 Initial issue PRELIMINARY (May, 2005, Version 0.0) 512K X 16 Bit X 2 Banks Synchronous DRAM A43L0616B Issue Date Remark May 10, 2005 Preliminary AMIC Technology, Corp. ...
Page 2
... All inputs are sampled at the positive going edge of the system clock General Description The A43L0616B is 16,777,216 bits synchronous high data rate Dynamic RAM organized 524,288 words by 16 bits, fabricated with AMIC’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock ...
Page 3
... ADD LRAS LRAS LCBR CLK PRELIMINARY (May, 2005, Version 0.0) Data Input Register 512K X 16 512K X 16 Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 2 A43L0616B LDQM LWCBR L(U)DQM WE AMIC Technology, Corp. LWE LDQM DQi ...
Page 4
... Makes data output Hi-Z, t SHZ after the clock and masks the output. Blocks data input when L(U)DQM active. Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V ± 0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity. 3 A43L0616B Description AMIC Technology, Corp. ...
Page 5
... OL 4 Min Typ CAS , , , 2 = 0ºC to +70ºC or -40ºC to +85ºC) Max Unit 3.6 V VDD+0 0 0.4 V µ µ See Figure 1 AMIC Technology, Corp. A43L0616B Max Unit Note Note -2mA 2mA OL Note 2 Note 3 ...
Page 6
... RC RC CKE ≤ 0.2V 5 Value 0.1 + 0.01 DC1 0.1 + 0.01 DC2 Speed CAS Latency -6 -7 190 160 15ns 15 = ∞ 15ns 25 = ∞ 210 180 2 - 180 210 180 1 (min). CC (min). CC AMIC Technology, Corp. A43L0616B Unit µ F µ F Unit Notes ...
Page 7
... I = 2mA OL OL 30pF -6 CAS Latency Min Max 3 6 1000 2.5 3 2.5 2 2.5 3 2 =50Ω OUTPUT O (Fig Output Load Circuit -7 Min Max 7 1000 8 5 2 AMIC Technology, Corp. A43L0616B V =1.4V TT 50Ω 30pF Unit Note 1 ...
Page 8
... If tr & longer than 1ns, transient time compensation should be considered, i.e., [ (tr + tf)/2 should be added to the parameter. PRELIMINARY (May, 2005, Version 0.0) -6 CAS Latency Min Max 2 5 A43L0616B -7 Unit Min Max 2 *All AC parameters are measured from half to half. AMIC Technology, Corp. Note ...
Page 9
... All parts allow every cycle column address change case of row precharge interrupt, auto precharge and read burst stop. PRELIMINARY (May, 2005, Version 0.0) CAS Version Latency - 100 A43L0616B Unit Note - µ CLK 2 2 ...
Page 10
... Exit Exit Valid Don’t Care Logic High Logic Low) 9 A43L0616B WE DQM BA A10/ A9~ CODE Row Addr. L Column Addr. ...
Page 11
... Reserved Burst Length Burst Length Type BT=0 Sequential Interleave Reserved Reserved Reserved 256(Full) AMIC Technology, Corp. A43L0616B A1 A0 BT=1 Reserved Reserved 4 8 Reserved Reserved Reserved Reserved (Note 3) ...
Page 12
... A43L0616B Interleave Interleave ...
Page 13
... RCD the result to the next higher integer. The SDRAM has two internal banks on the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the 12 A43L0616B CAS and BA in the ...
Page 14
... RAS RP with high on A10/AP after both banks have satisfied RAS CS , and CAS . The auto refresh command can only be asserted with AMIC Technology, Corp. A43L0616B DQM operation is ” is defined as the RP ” with clock cycle RP the bank activate ...
Page 15
... SDRAM reaches idle RC state to begin normal operation. If the system uses burst auto refresh during normal operation recommended to used burst 2048 auto refresh cycles immediately after exiting self refresh. AMIC Technology, Corp. 14 A43L0616B , CAS and CKE with high on ...
Page 16
... DQM masks both data-in and data-out. PRELIMINARY (May, 2005, Version 0.0) 2) Clock Suspended During Read (BL= Read Mask (BL=4) RD Hi-Z Hi Hi-Z Hi Masked by CKE Suspended Dout Masked by CKE Hi Hi DQM to Data-out Mask = AMIC Technology, Corp. A43L0616B Q3 ...
Page 17
... Version 0.0) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) CAS access; read, write and block write Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t CDL Note3 AMIC Technology, Corp. A43L0616B QB1 ...
Page 18
... To prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. PRELIMINARY (May, 2005, Version Note Hi Hi Note AMIC Technology, Corp. A43L0616B ...
Page 19
... Version 0.0) Note 2 PRE Note Masked by DQM PRE RDL PRE Note 1 Auto Precharge Starts Note 1 Auto Precharge Starts CAS interrupt of the same/another bank is illegal. 18 A43L0616B from this point. RP AMIC Technology, Corp. ...
Page 20
... Version 0.0) 2) Write Burst Stop (BL=8) PRE Note 1 RDL 4) Read Burst Stop (BL=4) PRE Note DQ(CL2 DQ(CL3) MRS ACT t 1CLK RP 19 CLK CMD WR STOP (note 2) BDL CLK CMD RD STOP AMIC Technology, Corp. A43L0616B Note ...
Page 21
... Before/After self refresh mode, burst auto refresh cycle (2K cycles ) is recommended. PRELIMINARY (May, 2005, Version 0.0) 2) Power Down (=Precharge Power Down) Exit CLK CKE t SS Internal Note 2 CLK NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Corp. A43L0616B ...
Page 22
... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 21 A43L0616B interrupt can not be issued. CAS AMIC Technology, Corp. ...
Page 23
... DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) PRELIMINARY (May, 2005, Version 0. Auto Refresh KEY KEY KEY Mode Regiser Set AMIC Technology, Corp. A43L0616B Row Active (A-Bank) : Don't care ...
Page 24
... SH *Note 2,3 *Note 2 *Note 3 *Note SAC SLZ SHZ Read Write *Note 4 *Note *Note Row Active Precharge AMIC Technology, Corp. A43L0616B Don't care ...
Page 25
... Disable auto precharge, leave bank A active at end of burst. 1 Disable auto precharge, leave bank B active at end of burst. 0 Enable auto precharge, precharge bank A at end of burst. 1 Enable auto precharge, precharge bank B at end of burst. BA Precharge 0 Bank A 1 Bank B X Both Bank 24 A43L0616B AMIC Technology, Corp. ...
Page 26
... OH Qa0 Qa1 Qa2 Qa3 *Note SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD SAC 25 A43L0616B Cb0 Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write Precharge (A-Bank) AMIC Technology, Corp ...
Page 27
... High Cb0 Cc0 *Note 2 *Note1 Qa0 Qa1 Qb0 Qb1 Dc0 Qa0 Qa1 Qb0 Dc0 Write Read (A-Bank) (A-Bank) before Row precharge, will be written. RDL 26 A43L0616B *Note 2 Cd0 t RDL t CDL *Note3 Dc1 Dd0 Dd1 Dc1 Dd0 Dd1 Write Precharge ...
Page 28
... CAc CBd CAe QBb1 QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 QAe0 QAe1 QBb0 QBb1 QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 QAe0 QAe1 Read Read Read (A-Bank) (B-Bank) (A-Bank) AMIC Technology, Corp. A43L0616B *Note 2 Precharge (A-Bank) : Don't care ...
Page 29
... RBb CBb RBb DAa3 DBb0 DBb1 DBb2 DBb3 DAc0 t CDL Row Active Write (B-Bank) (B-Bank *Note 2 CAc CBd DAc1 DBd0 DBd1 t RDL *Note 1 Precharge Write (Both Banks) (A-Bank) Write (B-Bank) AMIC Technology, Corp. A43L0616B Don't care ...
Page 30
... Precharge (A-Bank) Row Active (B-Bank CBb RAc CAc RAc t CDL *Note 1 DBb0 DBb1 DBb2 DBb3 DBb0 DBb1 DBb2 DBb3 Write Read (B-Bank) (A-Bank) Row Active (A-Bank) AMIC Technology, Corp. A43L0616B QAc0 QAc1 QAc2 QAc0 QAc1 : Don't care ...
Page 31
... QAa0 QAa1 QAa2 Read with Auto Precharge Start Point (A-Bank) (A-Bank CBb DBb0 DBb1 DBb2 DBb3 QAa3 DBb0 DBb1 DBb2 DBb3 Write with Auto Precharge (B-Bank) AMIC Technology, Corp. A43L0616B Auto Precharge Start Point (B-Bank) : Don't care ...
Page 32
... Auto Precharge Strart Point (A-Bank) *Note 1 after A Bank auto precharge starts Qb3 Qb2 Qb3 Precharge Row Active (B-Bank) (A-Bank) AMIC Technology, Corp. A43L0616B Da0 Da1 Da0 Da1 Write with Auto Precharge (A-Bank) : Don't care ...
Page 33
... Qa2 * Note 1 Auto Precharge Auto Precharge Start Point (A-Bank) (A-Bank) Row Active (B-Bank Qb0 Qb1 Qb2 Qb3 Qa3 Qb0 Qb1 Db2 Read with Auto Precharge Start Point (B-Bank) (B-Bank) AMIC Technology, Corp. A43L0616B Db3 : Don't care ...
Page 34
... QAa1 QAa2 QAa3 QAa4 QAa0 2 QAa0 QAa1 QAa2 QAa3 QAa4 Read Burst Stop (A-Bank QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 QAb0 QAb1 QAb2 QAb3 Precharge (A-Bank) RAS interrupt. AMIC Technology, Corp. A43L0616B QAb4 QAb5 : Don't care ...
Page 35
... Version 0. High CAb * Note 1 t BDL * Note 2 DAa1 DAa2 DAa3 DAa4 DAb0 DAb1 DAb2 DAb3 Write Burst Stop (A-Bank RDL * Note 3 DAb4 DAb5 AMIC Technology, Corp. A43L0616B 18 19 Precharge (A-Bank) : Don't care ...
Page 36
... Row Active Row Active (B-Bank) Read with Auto Precharge (A-Bank Note 2 RAc CBc CAd RAc DBc0 QAd0 DBc0 Read (A-Bank) (A-Bank) Write with Auto Precharge (B-Bank) AMIC Technology, Corp. A43L0616B QAd1 QAd0 QAd1 Precharge (A-Bank) : Don't care ...
Page 37
... Note : DQM needed to prevent bus contention. PRELIMINARY (May, 2005, Version 0. Qa0 Qa1 Qa2 Qa3 t SHZ Clock Read Note 1 Qb0 Qb1 Dc0 Dc2 t SHZ Write Read DQM DQM Clock Write Suspension AMIC Technology, Corp. A43L0616B Don't care ...
Page 38
... Version 0. Note Precharge Power-down Exit Row Active Active Active Power-down Power-down Exit Entry ” prior to Row active command Qa0 Qa1 Qa2 Read Precharge AMIC Technology, Corp. A43L0616B Don't care ...
Page 39
... If the system uses burst refresh. PRELIMINARY (May, 2005, Version 0. Note 4 * Note 3 Hi-Z Self Refresh Exit min Note 6 * Note 5 * Note 7 Auto Refresh AMIC Technology, Corp. A43L0616B Don't care ...
Page 40
... Please refer to Mode Register Set table. PRELIMINARY (May, 2005, Version 0.0) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal mode register. RAS activation. 39 A43L0616B High t RC Hi-Z AMIC Technology, Corp ...
Page 41
... ILLEGAL NOP(Continue Burst to End → Precharge NOP(Continue Burst to End → Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 40 A43L0616B Action Note AMIC Technology, Corp ...
Page 42
... NOP → Idle after NOP → Idle after ILLEGAL ILLEGAL ILLEGAL BA = Bank Address CA = Column Address 41 A43L0616B Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Corp. Note ...
Page 43
... Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 42 A43L0616B Action RC RC (min) has to be elapse after CKE’s low to RC AMIC Technology, Corp. Note ...
Page 44
... Ordering Information Part No. Cycle Time (ns) A43L0616BV-6 6 A43L0616BV-7 7 A43L0616BV-7U 7 A43L0616BV-6F 6 A43L0616BV-7F 7 A43L0616BV-7UF 7 Note: -F for Pb-Free for industrial operating temperature range PRELIMINARY (May, 2005, Version 0.0) Clock Frequency (MHz) Access Time 166 @ 5 125 @ 6 143 @ 6 125 @ 7 143 @ ...
Page 45
... E 0.396 0.400 0.404 10. 0.031 - L 0.016 0.020 0.024 θ 0° - 5° 44 unit: inches/mm Detail "A" R0.15 REF. R0.15 REF. θ Detail "A" Dimensions in mm Min Nom Max - - 1.20 0. 0.95 1.016 1.05 0.30 - 0.45 0.12 - 0.21 20.955 21.055 11.76 11.96 10.16 10.26 - 0.800 - 0.40 0.50 0.60 0° - 5° AMIC Technology, Corp. A43L0616B ...