A43L0632G-7UF AMIC Technology, Corp., A43L0632G-7UF Datasheet
A43L0632G-7UF
Related parts for A43L0632G-7UF
A43L0632G-7UF Summary of contents
Page 1
... Preliminary Document Title 512K X 32 Bit X 2 Banks Synchronous DRAM Revision History Rev. No. History 0.0 Initial issue PRELIMINARY (August, 2005, Version 0.0) 512K X 32 Bit X 2 Banks Synchronous DRAM A43L0632 Issue Date Remark August 1, 2005 Preliminary AMIC Technology, Corp. ...
Page 2
... VDDQ VSSQ VDDQ DQ VSS VDD 15 1 A43L0632 VSSQ VDDQ 20 DQ VDDQ 18 DQ VSSQ 16 DQM VDD RAS DQM VSSQ 7 DQ VDDQ 5 DQ VDDQ 3 VSSQ AMIC Technology, Corp. ...
Page 3
... ADD LRAS LRAS LCBR CLK PRELIMINARY (August, 2005, Version 0.0) Data Input Register 512K X 32 512K X 32 Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 2 A43L0632 DQM LWCBR DQM WE AMIC Technology, Corp. LWE DQM DQi ...
Page 4
... Enables write operation and Row precharge. Makes data output Hi-Z, t SHZ after the clock and masks the output. Blocks data input when DQM active. Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V ± 0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity. 3 A43L0632 AMIC Technology, Corp. ...
Page 5
... See Fig. 1 (Page 6) 4 Min 2.5 CAS DQM 2.5 4.0 =-40ºC to +85ºC for extended) A Max Unit 3 VDD+0 0 0.4 V µ µ AMIC Technology, Corp. A43L0632 Max Unit 3.8 pF 3.8 pF 6.5 pF Note Note -0.1mA 0.1mA OL Note 2 Note 3 ...
Page 6
... All bank Activated (min) CCD CCD ≥ (min CKE ≤ 0.2V 5 A43L0632 Value Unit µ F 0.1 + 0.01 µ F 0.1 + 0.01 = -40ºC to +85ºC for extended) A Speed - 0.3 0 ∞ 200 (min). CC (min). CC AMIC Technology, Corp. Units Note ...
Page 7
... AC Output Load Circuit -7 Max Min Max 7 1000 1000 *All AC parameters are measured from half to half. AMIC Technology, Corp. A43L0632 Unit Note 1 ...
Page 8
... Minimum delay is required to complete write. PRELIMINARY (August, 2005, Version 0.0) Parameter 7 A43L0632 Version Unit - µ s 100 100 CLK 2 CLK 1 CLK 1 CLK AMIC Technology, Corp. Note ...
Page 9
... BA A10/ A9~ CODE Row Addr. L Column Addr Column Addr AMIC Technology, Corp. Notes 1 4 ...
Page 10
... Reserved Burst Length Burst Length Type BT=0 Sequential Interleave Reserved Reserved Reserved 256(Full) AMIC Technology, Corp. A43L0632 A1 A0 BT=1 Reserved Reserved 4 8 Reserved Reserved Reserved Reserved (Note 3) ...
Page 11
... Interleave AMIC Technology, Corp ...
Page 12
... Also the noise generated during sensing of each bank of SDRAM is high 11 A43L0632 WE CAS , BA in the same cycle WE going low is the data written in the CS (min RCD AMIC Technology, Corp. (The as with ...
Page 13
... RAS (min) and “t ” for the programmed burst length RAS RAS and CAS with high on CKE . The auto refresh command can only be asserted (min)”. The minimum number of clock cycles RC AMIC Technology, Corp. RAS , and ...
Page 14
... Upon exiting the self refresh mode, AUTO REFRESH commands must be issued every 15.6 μ less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter. 13 A43L0632 CS , RAS , and CKE with high on CAS ” before the SDRAM reaches idle RC AMIC Technology, Corp. ...
Page 15
... DQM masks both data-in and data-out. PRELIMINARY (August, 2005, Version 0.0) 2) Clock Suspended During Read (BL= Read Mask (BL=4) RD Hi-Z Hi Hi-Z Hi Masked by CKE Suspended Dout Masked by CKE Hi Hi DQM to Data-out Mask = AMIC Technology, Corp. A43L0632 Q3 ...
Page 16
... Version 0.0) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) CAS access; read, write and block write Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t CDL Note3 AMIC Technology, Corp. A43L0632 QB1 ...
Page 17
... To prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. PRELIMINARY (August, 2005, Version Note Hi Hi Note AMIC Technology, Corp. A43L0632 ...
Page 18
... Version 0.0) Note 2 PRE Note Masked by DQM PRE RDL PRE Note 1 Auto Precharge Starts Note 1 Auto Precharge Starts CAS interrupt of the same/another bank is illegal. 17 A43L0632 from this point. RP AMIC Technology, Corp. ...
Page 19
... Version 0.0) 2) Write Burst Stop (BL=8) PRE Note 1 RDL 4) Read Burst Stop (BL=4) PRE Note DQ(CL2 DQ(CL3) MRS ACT t 1CLK RP 18 A43L0632 CLK CMD WR STOP (note 2) BDL CLK CMD RD STOP AMIC Technology, Corp. Note ...
Page 20
... Version 0.0) 2) Power Down (=Precharge Power Down) Exit AUTO REFRESH commands must be issued every 15.6 μ less as both SELF 19 CLK CKE t SS Internal Note 2 CLK NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Corp. A43L0632 ...
Page 21
... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 20 A43L0632 CAS interrupt can not be issued. AMIC Technology, Corp. ...
Page 22
... DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) PRELIMINARY (August, 2005, Version 0. Auto Refresh KEY KEY KEY Mode Regiser Set AMIC Technology, Corp. A43L0632 Row Active (A-Bank) : Don't care ...
Page 23
... SH *Note 2,3 *Note 2 *Note 3 *Note SAC SLZ SHZ Read Write *Note 4 *Note *Note Row Active Precharge AMIC Technology, Corp. A43L0632 Don't care ...
Page 24
... Disable auto precharge, leave bank A active at end of burst. 1 Disable auto precharge, leave bank B active at end of burst. 0 Enable auto precharge, precharge bank A at end of burst. 1 Enable auto precharge, precharge bank B at end of burst. BA Precharge 0 Bank A 1 Bank B X Both Bank 23 A43L0632 AMIC Technology, Corp. ...
Page 25
... SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD SAC 24 A43L0632 Cb0 Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write Precharge (A-Bank) AMIC Technology, Corp. 19 (A-Bank) : Don't care ...
Page 26
... Qb1 Dc0 Qa0 Qa1 Qb0 Dc0 Write Read (A-Bank) (A-Bank) before Row precharge, will be written. RDL 25 A43L0632 *Note 2 Cd0 t RDL t CDL *Note3 Dc1 Dd0 Dd1 Dc1 Dd0 Dd1 Write Precharge (A-Bank) (A-Bank) : Don't care AMIC Technology, Corp ...
Page 27
... A43L0632 CAc CBd CAe QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 QAe0 QAe1 QBb1 QBb2 QBb3 QAc0 QAc1 QBd0 QBd1 QAe0 QAe1 Read Read Read Precharge (A-Bank) (B-Bank) (A-Bank) AMIC Technology, Corp *Note 2 (A-Bank) : Don't care ...
Page 28
... High RBb CBb RBb DAa3 DBb0 DBb1 DBb2 DBb3 DAc0 t CDL Write (B-Bank) (B-Bank) 27 A43L0632 *Note 2 CAc CBd DAc1 DBd0 DBd1 t RDL *Note 1 Precharge Write (Both Banks) (A-Bank) Write (B-Bank) AMIC Technology, Corp Don't care ...
Page 29
... Precharge (A-Bank) Row Active (B-Bank) 28 A43L0632 CBb RAc CAc RAc t CDL *Note 1 DBb0 DBb1 DBb2 DBb3 DBb0 DBb1 DBb2 DBb3 Write Read (B-Bank) (A-Bank) Row Active (A-Bank) AMIC Technology, Corp QAc0 QAc1 QAc2 QAc0 QAc1 : Don't care ...
Page 30
... QAa3 QAa0 QAa1 QAa2 QAa3 Auto Precharge Start Point (A-Bank) (A-Bank CBb DBb0 DBb1 DBb2 DBb3 DBb0 DBb1 DBb2 DBb3 Write with Auto Precharge Auto Precharge (B-Bank) AMIC Technology, Corp. A43L0632 18 19 Start Point (B-Bank) : Don't care ...
Page 31
... Auto Precharge Strart Point (A-Bank) *Note 1 after A Bank auto precharge starts Qb3 Qb2 Qb3 Precharge Row Active (B-Bank) (A-Bank) AMIC Technology, Corp. A43L0632 Da0 Da1 Da0 Da1 Write with Auto Precharge (A-Bank) : Don't care ...
Page 32
... Qa0 Qa1 Qa2 Qa3 * Note 1 Auto Precharge Read with Auto Precharge Start Point (A-Bank) (B-Bank) Row Active (B-Bank) 31 A43L0632 Qb0 Qb1 Qb2 Qb3 Qb0 Qb1 Db2 Db3 Auto Precharge Start Point (B-Bank) AMIC Technology, Corp Don't care ...
Page 33
... QAa1 QAa2 QAa3 QAa4 QAa0 QAa0 QAa1 QAa2 QAa3 QAa4 Read Burst Stop (A-Bank QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 2 QAb0 QAb1 QAb2 QAb3 Precharge (A-Bank) RAS interrupt. AMIC Technology, Corp. A43L0632 QAb4 QAb5 : Don't care ...
Page 34
... Version 0. High CAb * Note 1 t BDL * Note 2 DAa1 DAa2 DAa3 DAa4 DAb0 DAb1 DAb2 DAb3 Write Burst Stop (A-Bank RDL * Note 3 DAb4 DAb5 AMIC Technology, Corp. A43L0632 18 19 Precharge (A-Bank) : Don't care ...
Page 35
... RAc QAb0 QAb1 QAb0 QAb1 Row Active (A-Bank) Read with Auto Precharge Auto Precharge (A-Bank) 34 A43L0632 Note 2 CBc CAd DBc0 QAd0 QAd1 DBc0 QAd0 Read Precharge (A-Bank) (A-Bank) Write with (B-Bank) AMIC Technology, Corp QAd1 : Don't care ...
Page 36
... Note : DQM needed to prevent bus contention. PRELIMINARY (August, 2005, Version 0. Qa0 Qa1 Qa2 Qa3 t SHZ Clock Read Note 1 Qb0 Qb1 Dc0 Dc2 t SHZ Write DQM Read DQM Clock Write Suspension AMIC Technology, Corp. A43L0632 Don't care ...
Page 37
... Version 0. Note Precharge Power-down Exit Row Active Active Active Power-down Power-down Exit Entry ” prior to Row active command A43L0632 Qa0 Qa1 Qa2 Read Precharge AMIC Technology, Corp Don't care ...
Page 38
... Before/After self refresh mode, AUTO REFRESH commands must be issued every 15.6μs or less as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter. PRELIMINARY (August, 2005, Version 0. Note 4 * Note 3 Hi-Z Self Refresh Exit 37 A43L0632 min Note 6 * Note 5 * Note 7 Auto Refresh AMIC Technology, Corp Don't care ...
Page 39
... Please refer to Mode Register Set table. PRELIMINARY (August, 2005, Version 0.0) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal mode register. RAS activation. 38 A43L0632 High t RC Hi-Z AMIC Technology, Corp New Command : Don't care ...
Page 40
... NOP(Continue Burst to End → Precharge NOP(Continue Burst to End → Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 39 A43L0632 Action Note AMIC Technology, Corp. ...
Page 41
... NOP → Idle after NOP → Idle after ILLEGAL ILLEGAL ILLEGAL BA = Bank Address CA = Column Address 40 A43L0632 Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Corp. Note ...
Page 42
... Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 41 A43L0632 Action RC RC (min) has to be elapse after CKE’s low to RC AMIC Technology, Corp. Note ...
Page 43
... Ordering Information Part No. Min. Cycle Time (ns) A43L0632G-6F A43L0632G-6UF A43L0632G-7F A43L0632G-7UF Note for industrial operating temperature range -40ºC to +85ºC. PRELIMINARY (August, 2005, Version 0.0) Max. Clock Frequency (MHz) 6 167 6 167 7 143 7 143 42 A43L0632 Access Time Package ball Pb-Free CSP 5 ns ...
Page 44
... Detail B Dimensions in inches Min Nom Max - - 0.055 0.012 0.014 0.016 0.033 0.035 0.037 0.013 0.014 0.016 0.311 0.315 0.319 0.508 0.512 0.516 - 0.252 - - 0.441 - - 0.031 - 0.016 0.018 0.020 0.004 0.004 0.005 0.006 0.003 9/15 AMIC Technology, Corp. A43L0632 unit: mm ...