S1D13503 Epson Electronics America, Inc., S1D13503 Datasheet - Page 69

• Manufacturer Part Number: S1D13503
• Description: S1d13503 Graphics Lcd Controller
• Manufacturer: Epson Electronics America, Inc.

Epson Research and Development
Vancouver Design Center
Hardware Functional Specification
Issue Date: 01/01/29
8 HARDWARE REGISTER INTERFACE
8.1 Register Descriptions
bit 7
bit 6
bits 5-0
AUX[00] Test Register
I/O address = 0000b, Read/Write
Test Mode
Enable
The S1D13503 is configured and controlled via 16 internal 8-bit registers. There are two ways to map these registers into
the system I/O space.
1.
2.
This scheme requires 16 sequential I/O addresses starting from the I/O mapped base address selected by VD7-VD12
(see Table 5-6).
To perform an I/O access:
This scheme requires 2 sequential I/O addresses starting from the base address selected by VD4-VD12
(see Table 5-6).
To perform an 8-bit I/O access:
then
or
To perform a 16-bit I/O access:
Direct-mapping: Absolute I/O address = system address lines AB[3:0] + base I/O mapped address
Indexing: I/O address = internal index register bits [3:0]
write data
read data
write index IOW {I/O mapped address}, {index}
write data
read data
write data
read data
Reserved
Test Mode Enable
When this bit = 0 normal operation is enabled. When this bit = 1 the chip is placed in a special test mode.
The test input bits and test output bits (bits 6:0) are used to select various internal test functions.
Reserved
During normal operation this bit must = 0.
Test Mode Input and Output Bits [2:0]
When bit 7 = 1 these are the Test Input Select Input and Output bits. When bits 6 and 7 = 0 (normal opera-
tion) these bits may be used as read/write scratch registers.
IOW {absolute I/O address}, {data}
IOR {absolute I/O address}
IOW {I/O mapped address +1}, {data}
IOR {I/O mapped address +1}
IOW {I/O mapped address}, {index,data} ; write the index and data of the register to be accessed
IOW {I/O mapped address}, {index}
IOR {I/O mapped address +1}
(where base I/O address is selected by VD7-VD12, see Table 5-6)
Test Input
Select Bit 2
Test Input
Select Bit 1
Test Input
Select Bit 0
; write the index of the register to be accessed
; write data to the indexed register
; read the indexed register
; write to the indexed register
; read the indexed register
Test Output
Select Bit 2
Test Output
Select Bit 1
Test Output
Select Bit 0
X18A-A-001-08
S1D13503
Page 61