VN750PS-E STMicroelectronics, VN750PS-E Datasheet

no-image

VN750PS-E

Manufacturer Part Number
VN750PS-E
Description
High Side Driver
Manufacturer
STMicroelectronics
Datasheet
Features
November 2009
VN750PS-E
ECOPACK
Automotive Grade: compliance with AEC
guidelines
CMOS compatible input
On-state open-load detection
Off-state open-load detection
Shorted load protection
Undervoltage and overvoltage shutdown
Protection against loss of ground
Very low standby current
Reverse battery protection (see
Type
®
: lead free and RoHS compliant
R
60 mΩ
DS(on)
I
6 A
OUT
Figure
36 V
V
24)
CC
Doc ID 16782 Rev 1
Description
The VN750PS-E is a monolithic device designed
in STMicroelectronics VIPower M0-3 Technology
intended for driving any kind of load with one side
connected to ground.
Active V
against low energy spikes (see ISO7637 transient
compatibility table). Active current limitation
combined with thermal shutdown and automatic
restart help protect the device against overload.
The device detects open load condition in on and
off-state. Output shorted to V
off-state. Device automatically turns off in case of
ground pin disconnection.
Table 1.
Package
SO-8
CC
pin voltage clamp protects the device
Device summary
VN750PS-E
Tube
SO-8
Order codes
High side driver
VN750PS-E
CC
VN750PSTR-E
is detected in the
Tape and reel
www.st.com
1/27
1

Related parts for VN750PS-E

VN750PS-E Summary of contents

Page 1

... Reverse battery protection (see November 2009 V OUT Description The VN750PS monolithic device designed in STMicroelectronics VIPower M0-3 Technology intended for driving any kind of load with one side connected to ground. Active V against low energy spikes (see ISO7637 transient Figure 24) compatibility table). Active current limitation combined with thermal shutdown and automatic restart help protect the device against overload ...

Page 2

... GND protection network against reverse battery . . . . . . . . . . . . . . . . . . . 16 2.6 Load dump protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.7 Microcontroller I/Os protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.8 Open-load detection in off-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 2.9 SO-8 maximum demagnetization energy (V 3 Package and PCB thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 3.1 SO-8 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4 Package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 4.1 SO-8 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 4.2 SO-8 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 5 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 2/ Doc ID 16782 Rev 1 VN750PS-E ...

Page 3

... VN750PS-E List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Table 2. Suggested connections for unused and not connected pins . . . . . . . . . . . . . . . . . . . . . . . . 5 Table 3. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Table 4. Thermal data Table 5. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Table 6. Truth table Table 7. Electrical transient requirements on V Table 8. Electrical transient requirements on V Table 9. Electrical transient requirements on V Table 10 ...

Page 4

... Rthj-amb vs PCB copper area in open box free air condition . . . . . . . . . . . . . . . . . . . . . . . 20 Figure 29. SO-8 thermal impedance junction ambient single pulse . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Figure 30. Thermal fitting model of a single channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Figure 31. SO-8 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Figure 32. SO-8 tube shipment (no suffix Figure 33. SO-8 tape and reel shipment (suffix “TR” 4/ case . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 CC Doc ID 16782 Rev 1 VN750PS-E ...

Page 5

... VN750PS-E 1 Block diagram and pin description Figure 1. Block diagram GND INPUT STATUS OVER TEMPERATURE Figure 2. Configuration diagram (top view) Table 2. Suggested connections for unused and not connected pins Connection/pin Floating To ground OVERVOLTAGE V CC DETECTION CLAMP UNDERVOLTAGE DETECTION DRIVER LOGIC CURRENT LIMITER ...

Page 6

... R=1.5 KΩ; C=100 pF) - Input V ESD - Status - Output - V 6/ INPUT I STAT STATUS GND V I STAT GND Parameter CC Doc ID 16782 Rev OUT V OUTPUT CC V OUT Value 41 - 0.3 - 200 Internally limited - 6 +/-10 +/- 10 4000 4000 5000 5000 VN750PS-E Unit ...

Page 7

... VN750PS-E Table 3. Absolute maximum ratings (continued) Symbol Maximum switching energy E (L=1.8 mH; R MAX T P Power dissipation T tot T Junction operating temperature j T Case operating temperature c T Storage temperature stg 2.2 Thermal data Table 4. Thermal data Symbol R thj-case R thj-lead R thj-amb 1. When mounted on a standard single-sided FR-4 board with 0 all V pins ...

Page 8

... =- =1 =150 °C OUT j I =1.6 mA STAT Normal operation STAT =5 V STAT STAT I =-1 mA STAT Doc ID 16782 Rev 1 VN750PS-E Min. Typ. Max. Unit 10 25 µ µ µA -75 0 µA 5 µA 3 µA 40 µs 30 µ ...

Page 9

... VN750PS-E Table 5. Electrical characteristics (continued) Symbol Parameter (1) Protections T Shutdown temperature TSD T Reset temperature R T Thermal hysteresis hyst Status delay in overload t SDL condition I Current limitation lim Turn-off output clamp V demag voltage Open-load detection Open-load on-state I OL detection threshold Open-load on-state t DOL(on) detection delay ...

Page 10

... Output Status < > pin (part 1/3) CC Test levels III IV -75 V -100 V +75 V +100 V VN750PS TSD ) L TSD Delays and impedance Ω 0 Ω ...

Page 11

... VN750PS-E Table 7. Electrical transient requirements on V ISO T/R 7637/1 test pulse Table 8. Electrical transient requirements on V ISO T/R 7637/1 test pulse Table 9. Electrical transient requirements on V Class C All functions of the device are performed as designed after exposure to disturbance. One or more functions of the device is not performed as designed after exposure to E disturbance and cannot be returned to proper operation without replacing the device ...

Page 12

... LOAD VOLTAGE STATUS INPUT LOAD VOLTAGE STATUS T j INPUT LOAD CURRENT STATUS 12/27 NORMAL OPERATION UNDERVOLTAGE V USDhyst V USD undefined OVERVOLTAGE V V <V > OPEN LOAD with external pull-up V >V OUT V OL OPEN LOAD without external pull-up OVER TEMPERATURE T TSD T R Doc ID 16782 Rev 1 VN750PS-E OL ...

Page 13

... VN750PS-E 2.4 Electrical characteristics curves Figure 7. Off-state output current IL(off1) (uA) 3 2.5 Off state 2 Vcc=36V Vin=Vout=0V 1.5 1 0.5 0 -0.5 -1 -50 -25 0 Figure 9. Input clamp voltage Vicl (V) 8 7.8 Iin=1mA 7.6 7.4 7.2 7 6.8 6.6 6.4 6.2 6 -50 -25 0 Figure 11. Status low output voltage Vstat (V) 0.6 0.5 Istat=1.6mA 0.4 0.3 0.2 0.1 0 -50 -25 0 Figure 100 125 ...

Page 14

... Iout=2A 100 Tc= 150° Tc= 125° Tc= 25°C 40 Tc= - 40° Vcc (V) Vih (V) 3.6 3.4 3.2 3 2.8 2.6 2.4 2.2 2 -50 - 100 125 Tc (ºC) Vhyst (V) 1.5 1.4 1.3 1.2 1.1 1 0.9 0.8 0.7 0.6 0.5 -50 - 100 125 Tc (ºC) VN750PS 150 175 150 175 ...

Page 15

... VN750PS-E Figure 19. Overvoltage shutdown Vov ( -50 -25 0 Figure 21. Turn-on voltage slope (part 1/2) dVout/dt/(on) (V/ms) 1000 900 Vcc=13V 800 Rl=6.5Ohm 700 600 500 400 300 200 100 0 -50 -25 0 Figure 23. I lim Ilim ( Vcc=13V ...

Page 16

... V <0: during reverse battery situations) is: GND the input thresholds and the status output S(on)max GND . GND ) in the ground line A resistor (R GND Doc ID 16782 Rev 1 VN750PS OUTPUT GND R GND D GND resistor. GND becomes the sum of the S(on)max =1 kΩ) should be inserted in ...

Page 17

... VN750PS-E device ground. This shift will not vary if more than one HSD shares the same diode/resistor network. Series resistor in input and status lines are also required to prevent that, during battery voltage transient, the current exceeds the absolute maximum rating. Safest configuration for unused input and status pin is to leave them unconnected. ...

Page 18

... Electrical specifications Figure 25. Open-load detection in off-state INPUT STATUS 18/27 V batt DRIVER + LOGIC OUT + GROUND Doc ID 16782 Rev 1 VN750PS L(off2 ...

Page 19

... VN750PS-E 2.9 SO-8 maximum demagnetization energy (V Figure 26. SO-8 maximum turn-off current versus inductance I LMAX (A) 100 150 °C single pulse jstart 100 °C repetitive pulse jstart 125 °C repetitive pulse jstart Note: Values are generated with R demagnetization) of every pulse must not exceed the temperature specified above for curves A and B ...

Page 20

... Z measurements (PCB FR4 area = mm, PCB thickness = PCB copper area in open box free air condition SO pins connected to TAB 0.5 1 PCB Cu heatsink area (cm^2) Doc ID 16782 Rev 1.5 2 2.5 VN750PS-E ...

Page 21

... VN750PS-E Figure 29. SO-8 thermal impedance junction ambient single pulse ZTH (°C/W) 1000 100 10 1 0.1 0.01 0.0001 0.001 Equation 1: pulse calculation formula ⋅ δ THδ TH where δ Figure 30. Thermal fitting model of a single channel 0.01 0.1 Time ( δ – THtp Doc ID 16782 Rev 1 ...

Page 22

... Package and PCB thermal data Table 10. Thermal parameter Area/island (cm R1 (°C/W) R2 (°C/W) R3 (°C/W) R4 (°C/W) R5 (°C/W) R6 (°C/W) C1 (W·s/°C) C2 (W·s/°C) C3 (W·s/°C) C4 (W·s/°C) C5 (W·s/°C) C6 (W·s/°C) 22/ 0.5 0.05 0.8 3 0.006 0.0026 0.0075 0.045 0.35 1.05 Doc ID 16782 Rev 1 VN750PS ...

Page 23

... VN750PS-E 4 Package and packing information In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. 4.1 SO-8 package information Figure 31. SO-8 package dimensions Table 11 ...

Page 24

... Dimension “D” does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0. total (both side). 2. Dimension “E1” does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side. 24/27 mm Min. Typ. 5.80 6.00 3.80 3.90 1.27 0.25 0.40 1.04 0° Doc ID 16782 Rev 1 VN750PS-E Max. 6.20 4.00 0.50 1.27 8° 0.10 ...

Page 25

... VN750PS-E 4.2 SO-8 packing information The devices can be packed in tube or tape and reel shipments (see the page 1). Figure 32. SO-8 tube shipment (no suffix) Figure 33. SO-8 tape and reel shipment (suffix “TR”) Tape dimensions According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986 Tape width ...

Page 26

... Revision history 5 Revision history Table 12. Document revision history Date 23-Nov-2009 26/27 Revision 1 Initial release. Doc ID 16782 Rev 1 VN750PS-E Changes ...

Page 27

... VN750PS-E Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...

Related keywords