S6B2104 Samsung Semiconductor, Inc., S6B2104 Datasheet
S6B2104
Related parts for S6B2104
S6B2104 Summary of contents
Page 1
... SEGMENT DRIVER FOR DOT MATRIX LCD INTRODUCTION The S6B2104 is a LCD driver IC, which is fabricated by low power CMOS high voltage process technology. This device consists of 80-bit bi-directional shift register, 80-bit data latch and 80 bit driver. FEATURES Power supply voltage: +5V Supply voltage for display 28V (VDD-VEE) ...
Page 2
... S6B2104 BLOCK DIAGRAM VEE M DISPOFFB CL1 CL2 EIB 2 80CH SEGMENT DRIVER FOR DOT MATRIX LCD 80 bit 4- Level Driver 80 bit Level Shifter 80 bit Data Latch bit Bidirectional Register Shift CL Power Down Function SHL VDD VSS EOB ...
Page 3
... SC34 84 SC35 85 SC36 86 SC37 87 SC38 88 SC39 89 SC40 90 SC41 91 SC42 92 SC43 93 SC44 94 SC45 95 SC46 96 SC47 97 SC48 98 SC49 99 SC50 100 S6B2104 S6B2104 50 EIB CL1 CL2 VSS SHL 41 40 VDD DISPOFFB VEE ...
Page 4
... Voltage greater than above may result in damage to the circuit. To LCD Panel S1 - S80 4 80CH SEGMENT DRIVER FOR DOT MATRIX LCD Symbol LCD V -0.3 - VDD +0 OPR T -55 - +150 STG VDD (V1) VDD-VEE V3 S6B2104 V4 VEE VSS Value Unit -0 - > V3 > V4 > VEE V1 < VDD -V ...
Page 5
... V = VDD - VEE LCD - - I = -0.4mA 0.4mA VDD to VSS VDD to VEE 100 A ON (5) fCL2 = 1MHz, VDD = 5.5V (6) fCL2 = 19.2kHz, VDD = 5.5V ( 40Hz, VDD = 2.7V VLCD = 26V (7) No Load VDD = 5.5V S6B2104 Min Typ Max 2 0.8VDD - - 0 - 0.2VDD VDD 200 ...
Page 6
... S6B2104 AC Characteristics (VDD = +5V 10%, VSS = 0V - Characteristic Symbol Clock cycle time Clock pulse width Clock rise/fall time Data set-up time Data hold time Clock set-up time1 Clock set-up time2 Clock hold time Propagation delay time EIB, EOB set-up time ...
Page 7
... SEGMENT DRIVER FOR DOT MATRIX LCD Timing Chara cteristics CL2 CL1 CL2 CL1 EOB, EIB (output) EIB, EOB (input 0.8VDD 0.2VDD 0.2VDD tDS tDH 0.8VDD 0.2VDD tCS1 tCS2 0.8VDD 0.8VDD tCH 0.2VDD tF 0.8VDD 0.2VDD 19 20 tPHL 0.2VDD tPUS S6B2104 7 ...
Page 8
... S6B2104 PIN DESCRIPTION Pin No I/O Name VDD (40) Power Operating voltage VSS (42) VEE (33) Negative supply voltage V1, V3 LCD driver output (34-36) voltage level S1-S80 O LCD driver output (1-30, 51-100) CL2 (47) I Data shift clock M (38) I Alternate signal for LCD driver output CL1 (49) I Data latch clock ...
Page 9
... Enable input terminal of S6B2104. Enable output terminal of S6B2104. EIB is connected to next S6B2104's EOB when the S6B2104's are connected in series (cascade connection). Enable input terminal of S6B2104. Enable output terminal of S6B2104. EOB is connected to next S6B2104's EIB when the S6B2104's are connected in series (cascade connection ...
Page 10
... SEGMENT DRIVER FOR DOT MATRIX LCD D0-D3 M Display Data Output Level VEE VDD V1 (to S6B0103 S80 V3 S6B2104 V4 (to S6B0103) VEE VSS V1, VEE (1/64 duty (1/256 duty) Latched Data DISPOFFB Display on the LCD OFF ON OFF ON To LCD Panel Selected Level ...
Page 11
... CL2 terminal, these terminals are then set to the "L" level. - The operation of ENABLE F/F is terminated and held unchanged until the next load pulse is detected. (For cascade connection, refer to the application circuit drawing) POWER DOWN FUNCTION In order to reduce the power consumption, in case of cascade connection, S6B2104 has a "power down function". EIB Enable input ...
Page 12
... S6B2104 Timing Chart - 1/200 Duty, 1/15 Bias CL1 Latched Data M M CL1 CL2 Latched Data CL1 Latched Data L M VDD (V1 VEE (V6 VDD V4 = VDD-8/10V 12 80CH SEGMENT DRIVER FOR DOT MATRIX LCD 200 1 2 200 200 2 200 VDD-1/10V ...