74ACTQ16646MTDX Fairchild Semiconductor, 74ACTQ16646MTDX Datasheet
74ACTQ16646MTDX
Specifications of 74ACTQ16646MTDX
Related parts for 74ACTQ16646MTDX
74ACTQ16646MTDX Summary of contents
Page 1
... Outputs source/sink 24 mA features Additional specs for Multiple Output Switching Output loading specs for both 50 pF and 250 pF loads Package Description Connection Diagram Pin Assignment for SSOP and TSSOP are trademarks of Fairchild Semiconductor Corporation. DS010937.prf June 1991 Revised January 1999 www.fairchildsemi.com ...
Page 2
Function Table Inputs G DIR CPAB CPBA SAB ...
Page 3
Logic Diagram 3 www.fairchildsemi.com ...
Page 4
Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Output Diode Current ( 0. 0. Output ...
Page 5
DC Electrical Characteristics Note 6: Maximum number of outputs that can switch simultaneously Note 7: Maximum number of outputs that can switch simultaneously Note 8: Maximum number of data inputs (n) switching ...
Page 6
Extended AC Electrical Characteristics Symbol Parameter t Propagation Delay PHL t Clock to Bus PLH t Propagation Delay PHL t Bus to Bus PLH t Propagation Delay PHL t Select to Bus PLH (w/ HIGH or LOW) t ...
Page 7
FACT Noise Characteristics The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT. Equipment: Hewlett Packard ...
Page 8
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide www.fairchildsemi.com Package Number MS56A 8 ...
Page 9
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE ...