74ACTQ18825MTD Fairchild Semiconductor, 74ACTQ18825MTD Datasheet
74ACTQ18825MTD
Specifications of 74ACTQ18825MTD
Related parts for 74ACTQ18825MTD
74ACTQ18825MTD Summary of contents
Page 1
... MS56A 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide 74ACTQ18825MTD MTD56 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. ...
Page 2
Connection Diagram Logic Diagram www.fairchildsemi.com Functional Description The ACTQ18825 contains eighteen non-inverting buffers with 3-STATE standard outputs. The device is byte con- trolled with each byte functioning identically, but indepen- dently of the other. The control pins may be shorted ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Output Diode Current ( 0. 0. Output ...
Page 4
AC Electrical Characteristics Symbol Parameter t Propagation Delay PHL t Data to Output PLH t Output Enable PZL t Time PZH t Output Disable PLZ t Time PHZ Note 8: Voltage Range 5.0 is 5.0V 0.5V. Extended AC Electrical Characteristics ...
Page 5
FACT Noise Characteristics The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT. Equipment: Hewlett Packard ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300” Wide www.fairchildsemi.com Package Number MS56A 6 ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...