MIC1232 Micrel Semiconductor, MIC1232 Datasheet - Page 6

• Manufacturer Part Number: MIC1232
• Description: P Supervisory Circuit
• Manufacturer: Micrel Semiconductor

MIC1232 P Supervisory Circuit
Circuit Description
Power Monitor
The RST and RST pins are asserted whenever V CC
falls below the reset threshold voltage as determined by
the TOL pin. A 5% tolerance level (4.62V reset
threshold voltage) can be selected by connecting the
TOL pin to ground and a 10% tolerance (4.37V reset
threshold voltage) can be selected by connecting the
TOL pin to V CC . The reset pins will remain asserted for
a period of 250ms after V CC has risen above the reset
threshold voltage. The reset function ensures the
microprocessor is properly reset and powers up into a
known condition after a power failure. RST will remain
valid with V CC as low as 1.4V.
Figure 2. Watchdog Input
Pushbutton Reset Input
The PBRST input can be driven with a manual
pushbutton switch or with external logic signals. The
input is internally debounced and requires an active low
signal to force the reset outputs into their active states.
The PBRST input will recognize any pulse that is 20ms
in duration or greater and will ignore all pulses that are
less than 1ms in duration.
6
Note: The maximum time between high-to-low transitions (t
watchdog input (ST) is determined by the voltage applied to the
TD pin. If the watchdog input sees a high-to-low transition prior to
the timeout period, the watchdog timer will be reset.
56
J
56
J
6,
TD
) on the
Figure 1. Power-Up/Power-Down Sequence
Watchdog Timer
The microprocessor can be monitored by connecting
the ST pin (watchdog input) to a bus line or I/O line. If a
high-to-low transition doesn’t occur on the ST pin within
the watchdog timeout period (determined by TD pin, see
Table 1), the RST and RST pins will be asserted
resulting in a microprocessor reset. RST and RST will
remain asserted for 250ms when this occurs. A
minimum pulse of 75ns or any transition high-to-low on
the ST pin will reset the watchdog timer. The watchdog
timer will be reset if ST sees a valid transition within the
watchdog timeout period.
Figure 3. Pushbutton Reset
8
456
456
++
PBRST
RST
RST
8
++62
t
J
PDLY
42,
t
PB
8
++62
t
RST
J
427