LM3S1165 Luminary Micro, Inc, LM3S1165 Datasheet - Page 438

no-image

LM3S1165

Manufacturer Part Number
LM3S1165
Description
Lm3s1165 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S1165-EQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1165-EQC50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1165-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S1165-IBZ50-A2
Manufacturer:
TI
Quantity:
238
Part Number:
LM3S1165-IBZ50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1165-IBZ50-A2T
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LM3S1165-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S1165-IQC50-A2
Manufacturer:
FREESCAL
Quantity:
624
Part Number:
LM3S1165-IQC50-A2
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
LM3S1165-IQC50-A2
Quantity:
2 563
Reset
Reset
Type
Type
Pulse Width Modulator (PWM)
PWM Interrupt Enable (PWMINTEN)
Base 0x4002.8000
Offset 0x014
Type R/W, reset 0x0000.0000
438
Bit/Field
31:17
15:3
16
2
1
0
RO
RO
31
15
0
0
Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014
This register controls the global interrupt generation capabilities of the PWM module. The events
that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.
RO
RO
30
14
0
0
IntPWM2
IntPWM1
IntPWM0
reserved
reserved
RO
RO
29
13
IntFault
0
0
Name
RO
RO
28
12
0
0
RO
RO
27
11
0
0
Type
R/W
R/W
R/W
R/W
RO
RO
RO
RO
26
10
0
0
reserved
Reset
0x00
0x00
RO
RO
25
0
9
0
0
0
0
0
Preliminary
reserved
RO
RO
24
0
8
0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Fault Interrupt Enable
When set, an interrupt occurs when the fault input is asserted.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
PWM2 Interrupt Enable
When set, an interrupt occurs when the PWM generator 2 block asserts
an interrupt.
PWM1 Interrupt Enable
When set, an interrupt occurs when the PWM generator 1 block asserts
an interrupt.
PWM0 Interrupt Enable
When set, an interrupt occurs when the PWM generator 0 block asserts
an interrupt.
RO
RO
23
0
7
0
RO
RO
22
0
6
0
RO
RO
21
0
5
0
RO
RO
20
0
4
0
RO
RO
19
0
3
0
IntPWM2
R/W
RO
18
0
2
0
IntPWM1
July 26, 2008
R/W
RO
17
0
1
0
IntPWM0
IntFault
R/W
R/W
16
0
0
0

Related parts for LM3S1165