TS8388BMFSB/QNB3 Atmel Corporation, TS8388BMFSB/QNB3 Datasheet - Page 28

• Manufacturer Part Number: TS8388BMFSB/QNB3
• Description: ADC 8-bit 1 GSPS
• Manufacturer: Atmel Corporation

Single-ended ECL
Clock Input
Noise Immunity
Information
Digital Outputs
28
TS8388BF
In single-ended configuration enter on CLK (resp. CLKB) pin, with the inverted phase Clock
input pin CLKB (respectively CLK) connected to -1.3V through the 50
The inphase input amplitude is 1V peak to peak, centered on -1.3V common mode.
Figure 31. Single-ended Clocl Input (ECL):
VCLK Common Mode = -1.3V; VCLKB = -1.3V
Circuit noise immunity performance begins at design level.
Efforts have been made on the design in order to make the device as insensitive as possible
to chip environment perturbations resulting from the circuit itself or induced by external cir-
cuitry (Cascode stages isolation, internal damping resistors, clamps, internal (on-chip)
decoupling capacitors).
Furthermore, the fully differential operation from analog input up to the digital outputs provides
enhanced noise immunity by common mode noise rejection.
Common mode noise voltage induced on the differential analog and clock inputs will be can-
celed out by these balanced differential amplifiers.
Moreover, proper active signals shielding has been provided on the chip to reduce the amount
of coupled noise on the active inputs.
The analog inputs and clock inputs of the TS8388BF device have been surrounded by ground
pins, which must be directly connected to the external ground plane.
The TS8388BF differential output buffers are internally 75
connected to the digital ground pins through a -0.8V level shift diode (see Figure 32, Figure
33, Figure 34 on page 30).
The TS8388BF output buffers are designed for driving 75
nated impedance lines or coaxial cables. An 11 mA bias current flowing alternately into one of
the 75
nated outputs).
The V
from -1.2V (V
compatibility).
Therefore, the single-ended output voltages vary approximately between -0.8V and -1.625V,
(outputs unterminated), around -1.2V common mode voltage.
PLUSD
resistors when switching ensures a 0.825V voltage drop across the resistor (untermi-
positive supply voltage allows the adjustment of the output common mode level
PLUSD
= 0V for ECL output compatibility) to +1.2V (V
-0.8V
-1.8V
[V]
VCLK
VCLKB = -1.3V
(default) or 50
loaded. The 75
PLUSD
t
= 2.4V for LVDS output
termination resistor.
properly termi-
2144A–BDC–04/02
resistors are