MX25L2005 Macronix International, MX25L2005 Datasheet - Page 5

no-image

MX25L2005

Manufacturer Part Number
MX25L2005
Description
2M-BIT [x 1] CMOS SERIAL FLASH
Manufacturer
Macronix International
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MX25L2005CMI-12G
Manufacturer:
MXIC
Quantity:
65
Part Number:
MX25L2005CMI-12G
Manufacturer:
BI
Quantity:
29
Part Number:
MX25L2005CMI-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Company:
Part Number:
MX25L2005CMI-12G
Quantity:
10 000
Part Number:
MX25L2005CZNI-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Company:
Part Number:
MX25L2005MC-15G
Quantity:
30 000
Part Number:
MX25L2005ZNI-12G
Manufacturer:
MACRONIX
Quantity:
8 397
Part Number:
MX25L2005ZNI-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
DATA PROTECTION
The MX25L2005 is designed to offer protection against accidental erasure or programming caused by spurious system
level signals that may exist during power transition. During power up the device automatically resets the state machine
in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after
successful completion of specific command sequences. The device also incorporates several features to prevent
inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.
• Valid command length checking: The command length will be checked whether it is at byte base and completed on byte
• Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other
P/N: PM1239
Power-on reset and tPUW: to avoid sudden power switch by system power supply transition, the power-on reset and
tPUW (internal timer) may protect the Flash.
boundary.
command to change data. The WEL bit will return to reset stage under following situation:
- Power-up
- Write Disable (WRDI) command completion
- Write Status Register (WRSR) command completion
- Page Program (PP) command completion
- Sector Erase (SE) command completion
- Block Erase (BE) command completion
- Chip Erase (CE) command completion
Software Protection Mode (SPM): by using BP0-BP1 bits to set the part of Flash protected from data change.
Hardware Protection Mode (HPM): by using WP# going low to protect the BP0-BP1 bits and SRWD bit from data change.
Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all
commands except Release from deep power down mode command (RDP) and Read Electronic Signature command
(RES).
5
MX25L2005
www.DataSheet4U.com
REV. 1.7, AUG. 15, 2008

Related parts for MX25L2005