ics650-11c Integrated Device Technology, ics650-11c Datasheet

no-image

ics650-11c

Manufacturer Part Number
ics650-11c
Description
Alcatel Clock Source
Manufacturer
Integrated Device Technology
Datasheet
MDS 650-11C
Description
The ICS650-11C is a low-cost, low-jitter,
high-performance clock synthesizer optimized for
Alcatel system requirements. Using analog/digital
Phase-Locked Loop (PLL) techniques, the device
accepts a parallel resonant 17.664 MHz crystal input to
produce up to five output clocks.
Block Diagram
Integrated Circuit Systems, Inc.
17.664 MHz
crystal
SEL-P
SB0:1
SC0:1
X1
X2
Oscillator
525 Race Street, San Jose, CA 95126
Crystal
VDD
Synthesis
Circuitry
1
Clock
Features
NOTE: EOL for non-green parts to occur on
Packaged in 20-pin tiny SSOP (QSOP)
Operating VDD of 3.3 V
Inexpensive 17.664 MHz crystal or clock input
Provides selectable 80 MHz or 78.9 MHz clock
Provides selectable 59.23 MHz clock
Provides selectable 25 MHz or 33 MHz clock
Provides selectable 70.6 MHz or 50.78 MHz clock
Provides fixed 17.664 MHz clock
Duty cycle of 40/60
Advanced, low-power CMOS process
Industrial temperature range
5/13/10 per PDN U-09-01
GND
tel (408) 297-1201
Alcatel Clock Source
ICS650-11C
25 MHz or 33 MHz
59.23 MHz
80 MHz or 78.9 MHz
70.6 MHz or 50.78 MHz
17.664 MHz
www.icst.com
Rev H 102709

Related parts for ics650-11c

ics650-11c Summary of contents

Page 1

... Description The ICS650-11C is a low-cost, low-jitter, high-performance clock synthesizer optimized for Alcatel system requirements. Using analog/digital Phase-Locked Loop (PLL) techniques, the device accepts a parallel resonant 17.664 MHz crystal input to produce up to five output clocks. Block Diagram SEL-P SB0:1 SC0:1 X1 17.664 MHz ...

Page 2

... Select pin. See table above. Don’t connect. Do not connect this pin to anything. Select pin. See table above. Select pin. See table above. Select pin. Determines frequency of pin 12 per table above. 2 525 Race Street, San Jose, CA 95126 ICS650-11C Alcatel Clock Source Pin 12 33.0 25.0 SC0 Pin 10 ...

Page 3

... An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the ICS650-11C. This includes signal traces just underneath the device layers adjacent to the ground plane layer used by the device. ...

Page 4

... Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS650-11C. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied ...

Page 5

... Integrated Circuit Systems, Inc. ● Symbol Conditions 25 MHz 33 MHz 80 MHz t 0 2 MHz, at VDD/2 Other clocks, at VDD/2 25/33 MHz, 80 MHz 525 Race Street, San Jose, CA 95126 ICS650-11C Alcatel Clock Source Min. Typ. Max. Units 17.664 MHz 0 -0.05 0.04 -0.04 1.5 1 295 Rev H 102709 www ...

Page 6

... SSOP) Symbol SEATING PLANE C .10 (.004) Shipping Packaging Tubes Tape and Reel 6 525 Race Street, San Jose, CA 95126 ICS650-11C Alcatel Clock Source Millimeters Inches Min Max Min Max c L Package Temperature 20-pin SSOP -40 to +85 C 20-pin SSOP -40 to +85 C Rev H 102709 www ...

Related keywords