sy89229u Micrel Semiconductor, sy89229u Datasheet
sy89229u
Related parts for sy89229u
sy89229u Summary of contents
Page 1
... General Description The SY89229U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVDS output. A unique Fail- Safe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed. The differential input includes Micrel’s unique, 3-pin ...
Page 2
... Ordering Information Part Number Package SY89229UMG MLF-16 (2) SY89229UMGTR MLF-16 Notes: 1. Contact factory for die availability. Dice are guaranteed Tape and Reel. Pin Configuration August 2007 Operating Type Range Industrial Industrial = 25°C, DC Electricals Only. A ® 16-Pin MLF (MLF-16) 2 Package Marking Finish ...
Page 3
Pin Description Pin Number Pin Name 1, 4 IN, / VREF- / VCC 12 GND, 10, 11, 14,15 Exposed Pad 16 DIV_SEL Truth Table August 2007 Pin ...
Page 4
Absolute Maximum Ratings Supply Voltage (V ) ..........................–0.5V to +4.0V CC Input Voltage (V ) ..................................–0. LVDS Output Current (I )………………….±10mA OUT Current ( Source or sink current Input Current Source or ...
Page 5
LVDS Outputs DC Electrical Characteristics V = +2.5V ±5 100 across the outputs Symbol Parameter V Output Voltage Swing OUT (Q, /Q) V Differential Output Voltage Swing DIFF_OUT |Q – /Q| V Output Common Mode ...
Page 6
AC Electrical Characteristics V = 2.5V ±5 100 across the outputs Symbol Parameter f Maximum Input Operating MAX Frequency tw Minimum Pulse Width t Differential Propagation Delay pd In-to-Q In-to-Q /MR(H-L)-to-Q t Reset Recovery Time ...
Page 7
... PK PP Maximum frequency of the SY89229U is limited by the FSI function. Refer to Figure 1b. Input Clock Failure Case If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output signal. No ringing and no undetermined state will occur at the output under these conditions ...
Page 8
Timing Diagrams August 2007 Figure 1a. Propagation Delay Figure 1b. Fail Safe Feature 8 M9999-080707-A hbwhelp@micrel.com or (408) 955-1690 ...
Page 9
Figure 1c. Enable Output Timing Diagram Examples (Divide by 3) August 2007 9 hbwhelp@micrel.com M9999-080707-A or (408) 955-1690 ...
Page 10
August 2007 Figure 1d. Divider Operation Timing Diagram 10 M9999-080707-A hbwhelp@micrel.com or (408) 955-1690 ...
Page 11
Typical Operating Characteristics V = 2.5V, GND = 0V 200mV August 2007 / t ” 300ps 100 across the outputs 25°C, unless otherwise stated. A M9999-080707-A hbwhelp@micrel.com ...
Page 12
Functional Characteristics V =2.5V, GND = 0V 100mV Divide stated. August 2007 /t ” 300ps 100 across the outputs hbwhelp@micrel.com = 25°C, unless otherwise ...
Page 13
Single-Ended and Differential Swings Figure 2a. Single-Ended Voltage Swing Input Stage August 2007 Figure 3. Simplified Differential Input Stage 13 Figure 2b. Differential Voltage Swing M9999-080707-A hbwhelp@micrel.com or (408) 955-1690 ...
Page 14
Input Interface Applications Figure 4a. LVPECL Interface (DC-Coupled) Figure 4d. CML Interface (AC-Coupled) August 2007 Figure 4b. LVPECL Interface (AC-Coupled) Figure 4e. LVDS Interface (DC-Coupled) 14 Option: may connect Figure 4c. CML Interface (DC-Coupled) M9999-080707-A ...
Page 15
... SY89230U 3.2GHz Precision, LVPECL ÷3, ÷5 Clock Divider SY89231U 3.2GHz Precision, LVDS ÷3, ÷5 Clock Divider ® MLF Application Note August 2007 Figure 5b. LVDS Common Mode Measurement Datasheet Link http://www.micrel.com/_PDF/HBW/sy89228u.pdf http://www.micrel.com/_PDF/HBW/sy89230u.pdf http://www.micrel.com/_PDF/HBW/sy89231u.pdf www.amkor.com/products/notes_papers/MLFAppNote.pdf 15 hbwhelp@micrel.com SY89229U M9999-080707-A or (408) 955-1690 ...
Page 16
Package Information Packages Notes: 1. Package meets Level 2 Moisture Sensitivity Classification. 2. All parts are dry-packed before shipment. 3. Exposed pad must be soldered to a ground for proper thermal management. MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA ...