sy89468u Micrel Semiconductor, sy89468u Datasheet
sy89468u
Available stocks
Related parts for sy89468u
sy89468u Summary of contents
Page 1
... General Description The SY89468U is a 2.5V, 1:20 LVDS fanout buffer with a 2:1 differential input multiplexer (MUX). A unique Fail-Safe Input (FSI) protection prevents metastable output conditions when the selected input clock fails voltage (voltage between the pins of the differential input drops significantly below 100mV). ...
Page 2
... Contact factory for die availability. Dice are guaranteed Tape and Reel. Pin Configuration January 2008 Operating Type Range Industrial Industrial = 25°C, DC Electricals Only. A 64-Pin EPAD-TQFP (T64-1) 2 Package Marking Finish SY89468UMY with Matte-Sn Pb-Free bar-line Indicator Pb-Free SY89468UMY with Matte-Sn Pb-Free bar-line Indicator Pb-Free M9999-012208-B hbwhelp@micrel.com or (408) 955-1690 Lead ...
Page 3
Pin Description Pin Number Pin Name Pin Function Positive Power Supply: Bypass with 0.1µF||0.01µF low ESR capacitors as close to the V 1, 16, 23, 33 VCC pins as possible. 41, 48, 58 64, 63 Q0, /Q0 62, 61 Q1, ...
Page 4
Absolute Maximum Ratings Supply Voltage (V ) ..........................–0.5V to +4.0V CC Input Voltage (V ) ..................................–0. LVDS Output Current (I )…………………….±10mA OUT Current ( Source or sink on VT pin........................ ±100mA Input Current Source or ...
Page 5
LVDS Outputs DC Electrical Characteristics V = +2.5V ±5 100Ω across the outputs Symbol Parameter V Output Voltage Swing (Q, /Q) OUT V Differential Output Voltage Swing |Q – /Q| DIFF_OUT V Output Common Mode ...
Page 6
AC Electrical Characteristics V = +2.5V ±5 100Ω across the outputs Symbol Parameter t Differential Propagation Delay pd IN-to-Q IN-to-Q SEL-to Set-up Time Hold Time H t Output-to-Output Skew SKEW ...
Page 7
Functional Description Clock Select (SEL) SEL is an asynchronous TTL/CMOS compatible input that selects one of the two input signals. An internal 25kΩ pull-up resistor defaults the input to logic HIGH if left open. Input switching threshold is V Figure ...
Page 8
Timing Diagrams January 2008 Figure 1a. SEL-to-Q Delay Figure 1b. Fail-Safe Feature 8 M9999-012208-B hbwhelp@micrel.com or (408) 955-1690 ...
Page 9
January 2008 Figure 1c. Enable Output Timing Diagram Figure 1d. Propagation Delay Figure 1e. Setup and Hold Time 9 M9999-012208-B hbwhelp@micrel.com or (408) 955-1690 ...
Page 10
Typical Operating Characteristics V = 2.5V, GND = 0V 200mV January 2008 = 100Ω across the outputs 25°C, unless otherwise stated M9999-012208-B hbwhelp@micrel.com or (408) 955-1690 ...
Page 11
Functional Characteristics V = 2.5V, GND = 0V 200mV January 2008 = 100Ω across the outputs 25°C, unless otherwise stated M9999-012208-B hbwhelp@micrel.com or (408) 955-1690 ...
Page 12
Single-Ended and Differential Swings Figure 2a. Single-Ended Voltage Swing Input Stage January 2008 Figure 3. Simplified Differential Input Stage 12 Figure 2b. Differential Voltage Swing M9999-012208-B hbwhelp@micrel.com or (408) 955-1690 ...
Page 13
Input Interface Applications Figure 4a. LVPECL Interface (DC-Coupled) Figure 4d. CML Interface (AC-Coupled) January 2008 Figure 4b. LVPECL Interface (AC-Coupled) Figure 4e. LVDS Interface (DC-Coupled) 13 Option: may connect Figure 4c. CML Interface (DC-Coupled) M9999-012208-B ...
Page 14
LVDS Output Interface Applications LVDS specifies a small swing of 325mV typical nominal 1.2V common mode above ground. The common mode voltage has tight limits to permit large variations in the ground between an LVDS driver and receiver. ...
Page 15
Package Information Packages Notes: 1. Package meets Level 2 Moisture Sensitivity Classification. 2. All parts are dry-packed before shipment. 3. Exposed pad must be soldered to a ground for proper thermal management. MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA ...